Timing-aware power-optimal ordering of signals

  title={Timing-aware power-optimal ordering of signals},
  author={K. Moiseev and A. Kolodny and S. Wimer},
  journal={ACM Trans. Design Autom. Electr. Syst.},
A computationally efficient technique for reducing interconnect active power in VLSI systems is presented. Power reduction is accomplished by simultaneous wire spacing and net ordering, such that cross-capacitances between wires are optimally shared. The existence of a unique power-optimal wire order within a bundle is proven, and a method to construct this order is derived. The optimal order of wires depends only on the activity factors of the underlying signals; hence, it can be performed… Expand
Using well-solvable quadratic assignment problems for VLSI interconnect applications
A QAP closed-form solution to the optimal mapping problem which simultaneously minimizes the switching power and the average delay of the bus, and a simple proof shows that if k- distance TSPs are well-solvable, so is the QAP obtained by their sum, where the solution of 1-distance T SPs dominates all the others. Expand
An Interconnect Bus Power Optimization Method
A novel interconnect bus optimization methodology combining wire spacing with wire ordering that focuses on bus dynamic power optimization with consideration of bus performance requirements is proposed, suitable for computer-aided design of nanometer scale on-chip buses. Expand
Analytical State Depended Timing Model for Voltage Scaled Circuits & Low Overhead Delay-Based Physically Unclonable Function
With the continued scaling of chip manufacturing technologies, the significance of process variation in performance of the systems is increasing. Specifically, process variation results in growingExpand
Interconnect Optimization by Net Ordering
This chapter discusses the additional optimization potential that can be achieved by reordering of the wires, which is applied together with spacing and sizing in interconnect optimization: wire/net ordering. Expand
Interconnects in ULSI Systems: Cu Interconnects Electrical Performance
Integrated electronic systems have advanced in complexity at an exponential rate during the last four decades, as measured by the number of transistors on a single silicon chip [1, 2]. This growth,Expand
On VLSI interconnect optimization and linear ordering problem
Some well-known VLSI interconnect optimizations problems for timing, power and cross-coupling noise immunity share a property that enables mapping them into a specialized Linear Ordering ProblemExpand
A Low-Power Analog Bus for On-Chip Digital Communication
At present, performance and efficiency of a system-on-chip (SoC) design depends significantly on the on-chip global communication across various modules on the chip. On-chip communication is mostlyExpand
Power Aware Multiprocessor System on Chip (MPSOC) Based on Dynamic Frequency Scaling of Soft Core Processors
The proposed work presents an implementation of on demand clock scaling of a multiprocessor system on a chip using the Digital Clock Manager of the FPGA to change the clock of the soft-core processor. Expand
TSF3D: MSV-Driven Power Optimization for Application-Specific 3D Network-on-Chip
  • Kan Wang, Sheqin Dong, F. Jiao
  • Engineering, Computer Science
  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2017
A complete three-stage synthesis flow for MSV-driven application-specific 3D NoC is proposed, which involves all the issues of layer assignment, voltage level assignment, 3D Nos synthesis, floorplanning, and post-floorplanning adjustment and results show that the proposed method is very effective. Expand
Energy Efficient Design Techniques in Next-Generation Wireless Communication Networks: Emerging Trends and Future Directions
This paper examines the principles behind energy-efficient wireless communication network design, and presents a broad taxonomy that tracks the areas of impact of these techniques in the network and discusses the trends in renewable energy supply systems for future networks. Expand


On optimal ordering of signals in parallel wire bundles
Optimal ordering and sizing of wires in a constrained-width interconnect bundle and three variants of monotonic ordering are proven to be optimal, depending on the Miller coupling factors between the signals at the sides of the bundle and that of the internal wires. Expand
Timing optimization of interconnect by simultaneous net-ordering, wire sizing and spacing
Using an Elmore delay model including cross capacitances for a bundle of wires, it is shown that an optimal wire ordering is uniquely determined, such that best timing can be obtained by proper allocation of wire widths and inter-wire spaces. Expand
Interconnect-power dissipation in a microprocessor
The characterization of interconnect power in a state-of-the-art high-performance microprocessor designed for power efficiency shows the obtainable benefits of tuning physical design algorithms to save power. Expand
An efficient algorithm for simultaneous wire permutation, inversion, and spacing
This paper addresses the problem of interconnects in very deep sub-micron (VDSM) by simultaneously optimizing wire permutation, inversion and spacing with a fast algorithm which produces nearly the same results as an appropriate genetic algorithm while requiring significant less runtime. Expand
Optimal bus sizing in migration of processor design
Timing optimization of signal buses is performed by resizing and spacing individual bus wires, while the area of the whole bus structure is regarded as a fixed constraint. Expand
Interconnect tuning strategies for high-performance ICs
This work provides the first technology-specific studies of interconnect tuning in the literature and demonstrates a new approach of offsetting repeater placements that can reduce worst-case cross-chip delays by over 30% in current technologies. Expand
A global interconnect optimization scheme for nanometer scale VLSI with implications for latency, bandwidth, and power dissipation
This paper addresses the critical problem of global wire optimization for nanometer scale very large scale integration technologies, and elucidates the impact of such optimization on powerExpand
Timing-aware power-optimal ordering of signals
A computationally efficient technique for reducing interconnect active power in VLSI systems is presented. Power reduction is accomplished by simultaneous wire spacing and net ordering, such that c...
Combining wire swapping and spacing for low-power deep-submicron buses
An approach for reducing the energy consumption of address buses that targets both the switching and the crosstalk components of power dissipation and can be successfully applied to any address bus is proposed. Expand
Coupling-aware high-level interconnect synthesis for low power
Ultra deep submicron (UDSM) technology and system-on-chip (SoC) have resulted in a considerable portion of power dissipated on buses, in which the major sources of the power dissipation are (1) theExpand