• Published 2017

Time Composability of AMBA using AHB and APB Bridge Based on Memory Controller

@inproceedings{Krishna2017TimeCO,
  title={Time Composability of AMBA using AHB and APB Bridge Based on Memory Controller},
  author={Mr. S. Rama Krishna and K. Supriya and Kuppan Chandralekha and G.Uday Kiran and L. Kalkicharan},
  year={2017}
}
Microprocessor performance has improved recently these years. The increasing amount of logic that can be placed onto a single silicon die is driving the development of highly integrated SOC designs. An Advanced Microcontroller Bus Architecture (AMBA) compliant memory controller is designed for s ystem memory control with the main memory consisting of SRAM, ROM and Dual port CACHE. The memory controller is the part of the system that, well, controls the memory. The aim is develop an architecture… CONTINUE READING

References

Publications referenced by this paper.
SHOWING 1-5 OF 5 REFERENCES

Building an AMBA AHB Compliant Memory Controller

  • 2011 Third International Conference on Measuring Technology and Mechatronics Automation
  • 2011

Implementation of Reconfigurable Open Core Protocol Complaint Memory System using VHDL

Bhakthatchalu Ramesh, G RDeepthy, S. Shanooja
  • 2010

UART integration in OR1200 based SOC design

  • 2010 2nd International Conference on Computer Engineering and Technology
  • 2010

System Design and Implementation of AXI Bus

Ying-Ze Liao
  • 2007

Yang Ben " Building an AMBA AHB compliant Memory Controller ” in 2011 . [ 3 ] . ARM , " AMBA Protocol Specification 4 . 0 "

Ramesh Bhakthatchalu, G Deepthy, S Shanooja
  • “ Implementation of Reconfigurable Open Core Protocol Complaint Memory System using VHDL ” in