Throttling Control for Bufferless Routing in On-chip Networks

@article{Guan2012ThrottlingCF,
  title={Throttling Control for Bufferless Routing in On-chip Networks},
  author={Yicheng Guan and Cisse Ahmadou Dit Adi and Takefumi Miyoshi and Michihiro Koibuchi and Hidetsugu Irie and Tsutomu Yoshinaga},
  journal={2012 IEEE 6th International Symposium on Embedded Multicore SoCs},
  year={2012},
  pages={37-44}
}
As the number of core integration on a single die grows, buffers consume significant energy, and occupy chip area. A bufferless deflection routing that eliminates router's input-port buffers can considerably help saving energy and chip area while providing similar performance of existing buffered routing, especially for low-to-medium network loads. However when congestion increases, the bufferless frequently causes flits deflections, and misrouting leading to a degradation of network… CONTINUE READING
1 Citations
16 References
Similar Papers

Citations

Publications citing this paper.

References

Publications referenced by this paper.
Showing 1-10 of 16 references

Nas parallel benchmark (version 1.0

  • S. Saini, D. H. Bailey
  • Report NAS 96-18, 1996.
  • 1996
Highly Influential
5 Excerpts

Similar Papers

Loading similar papers…