Throttling Capacity Sharing Using Life Time and Reuse Time Prediction in Private L2 Caches of Chip Multiprocessors

@article{Eom2012ThrottlingCS,
  title={Throttling Capacity Sharing Using Life Time and Reuse Time Prediction in Private L2 Caches of Chip Multiprocessors},
  author={Young-Sik Eom and Jong Wook Kwak and Seong Tae Jhang and Chu Shik Jhon},
  journal={IEICE Transactions},
  year={2012},
  volume={95-D},
  pages={1676-1679}
}
In Chip Multi-Processors (CMPs), private L2 caches have potential benefits in future CMPs, e.g. small access latency, performance isolation, tile-friendly architecture and simple low bandwidth on-chip interconnect. But the major weakness of private cache is the higher cache miss rate caused by small private cache capacity. To deal with this problem, private caches can share capacity through spilling replaced blocks to other private caches. However, indiscriminate spilling can make capacity… CONTINUE READING

Figures, Tables, and Topics from this paper.

References

Publications referenced by this paper.
SHOWING 1-7 OF 7 REFERENCES

CMPSIM: A flexible multiprocessor simulation environment

  • R. S. Baldawa
  • The University of Texas at Dallas, 1450810, .
  • 2007
1 Excerpt

Similar Papers

Loading similar papers…