Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication

@article{James2015ThresholdLC,
  title={Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication},
  author={Alex Pappachen James and Dinesh Sasi Kumar and Arun Ajayan},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  year={2015},
  volume={23},
  pages={2690-2694}
}
Brain-inspired circuits can provide an alternative solution to implement computing architectures taking advantage of fault tolerance and generalization ability of logic gates. In this brief, we advance over the memristive threshold circuit configuration consisting of memristive averaging circuit in combination with operational amplifier and/or CMOS inverters in application to realizing complex computing circuits. The developed memristive threshold logic gates are used for designing fast Fourier… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 16 CITATIONS

Threshold logic based low-level vision sparse object features

  • Int. J. Intelligent Computing and Cybernetics
  • 2016
VIEW 4 EXCERPTS
CITES METHODS & BACKGROUND

CORDIC-Based Architecture for Computing Nth Root and Its Implementation

  • IEEE Transactions on Circuits and Systems I: Regular Papers
  • 2018
VIEW 3 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Improved Multiplication Algorithm by Clearing Leading Zeros of Binary Numbers based on Big Data Analysis

  • 2018 19th IEEE/ACIS International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Computing (SNPD)
  • 2018
VIEW 1 EXCERPT
CITES METHODS

Instrumentation Amplifier Design: Comparison of CMOS-Memristive and CMOS Implementations

  • 2018 International Conference on Computing and Network Communications (CoCoNet)
  • 2018
VIEW 1 EXCERPT
CITES BACKGROUND

Neuromorphic Vision Hybrid RRAM-CMOS Architecture

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2018
VIEW 1 EXCERPT
CITES METHODS

A Scalable In-Memory Logic Synthesis Approach Using Memristor Crossbar

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2017
VIEW 1 EXCERPT
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-10 OF 16 REFERENCES

Resistive Threshold Logic

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2014
VIEW 6 EXCERPTS

and K

A. Rothenbuhler, T. Tran, E.H.B. Smith, V. Saxena
  • A. Campbell, “Reconfigurable threshold logic gates using memristive devices,” J. Low Power Electron. Appl., vol. 3, no. 2, pp. 174–193
  • 2013
VIEW 3 EXCERPTS

and W

S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder
  • Lu, “Nanoscale memristor device as synapse in neuromorphic systems,” Nano Lett., no. 10, no. 4, pp. 1297–1301
  • 2010
VIEW 1 EXCERPT

and V

R. Pushpangadan, V. Sukumaran, R. Innocent, D. Sasikumar
  • Sundar, “High speed vedic multiplier for digital signal processors,” IETE J. Res., vol. 55, no. 6, pp. 282–286
  • 2009
VIEW 1 EXCERPT