Three generations of asynchronous microprocessors

  title={Three generations of asynchronous microprocessors},
  author={Alain J. Martin and Mika Nystr{\"o}m and Catherine G. Wong},
  journal={IEEE Design \& Test of Computers},
We trace the evolution of Caltech asynchronous processors from a simple proof of concept, to a high-performance MIPS-like processor using a different buffer circuit for better performance, to the latest 8051 clone targeting low-energy operation. We describe the control aspects of the evolving circuit styles. We describe these three generations of asynchronous microprocessors (Caltech asynchronous processors, MiniMIPS and Lutonium) and the corresponding circuit families and design methods. The… 

Figures from this paper

Asynchronous vs. Synchronous Microporcessors
This paper attempts to analyze why this may occur, and what benefit asynchronous circuits have beyond power and speed as it specifically applies to microprocessors.
Delay based approach to Asynchronous Microprocessor Architecture
  • Avinash S Paliwal
  • Computer Science
    2017 International Conference on Computing, Communication, Control and Automation (ICCUBEA)
  • 2017
This study describes a delay based design approach for a 4-bit asynchronous microprocessor that was designed and implemented in Very high-speed integrated circuit Hardware Description Language (VHDL).
Architectural Design Issues in a Clockless 32‐Bit Processor Using an Asynchronous HDL
The results from a pre‐layout simulation utilizing 0.13‐μm CMOS technology show that the performance and power consumption of the enhanced microarchitecture are respectively improved by 109% and 30% with respect to the basic architecture, and the measured power efficiency is comparable to that of a synchronous counterpart.
Survey On asynchronous VLSI Design
A nonconcurrent circuit, or self-coordinated circuit, is a successive computerized rationale circuit which is not empowered by a worldwide clock flag, which can possibly be quicker, less power utilization, bringing down electromagnetic impedance, with secluded plans in vast frameworks (SoCs).
High-level synthesis and rapid prototyping of asynchronous vlsi systems
This thesis introduces data-driven decomposition (DDD), a new method for the high-level synthesis of asynchronous VLSI systems and the first method to target high-performance asynchronous circuits.
A Quasi-Delay-Insensitive Microprocessor Core Implementation for Microcontrollers
This paper implemented an 8-bit microprocessor core for asynchronous microcontrollers with an alternative – the Muller pipeline, a dual-rail quasi-delay-insensitive model with Verilog gate-level design that can be applied to implement other simple microprocessor cores without much difficulty.
The Vortex: A Superscalar Asynchronous Processor
  • Andrew Lines
  • Computer Science, Physics
    13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07)
  • 2007
The "Vortex" processor is a general purpose CPU with a novel architecture and instruction set that uses the "integrated pipelining" asynchronous design style, was fabricated in 2001 in TSMC's 0.15 mum G process, and runs at a typical frequency of 475MHz.
A self-timed two-stage flexible ALU implementation
A dual-rail two-stage flexible ALU to achieve reliability, stability and power efficiency and the delay time for possible operation combinations is proposed.
FTARM: Fault Tolerant Asynchronous RISC Microprocessor Using Watchdog Module
This paper introduces a fault-tolerant asynchronous RISC microprocessor, called FTARM, which combines several error detection mechanisms such as watchdog module, to increase the fault coverage and is the first paper that tries to introduce watchdog module for asynchronous circuits based on Quasi Delay Insensitive (QDI) to detect faults.
Asynchronous Techniques for System-on-Chip Design
The paper discusses asynchronous handshake protocols for communication and the notion of validity/neutrality tests, and completion tree, and basic building blocks for asynchronous VLSI systems, with an emphasis on communication and synchronization.


The design of an asynchronous microprocessor
This is the first entirely asynchronous microprocessor ever built and it is quite aware that asynchronous techniques may influence the computer architects in completely new ways that this first design is just starting to explore.
The design of an asynchronous MIPS R3000 microprocessor
The paper describes the structure of a high-performance asynchronous pipeline, in particular precise exceptions, pipelined caches, arithmetic, and registers, and the circuit techniques developed to achieve high throughput.
A Synthesis Method for Self-Timed VLSI Circuits
With chip size reaching 1 million transistors, the need for high-level design of circuits becomes compelling and timing is the most-critical, since it is not only essential to the real-time behavior of a circuit, but also to its logical correctness if synchronous techniques are used.
The Lutonium: a sub-nanojoule asynchronous 8051 microcontroller
The structure of a fine-grain pipeline optimized for Et/sup 2/ efficiency, some of the peripherals implementation, and the advantages of an asynchronous implementation of a deep-sleep mechanism are described.
AMULET2e: an asynchronous embedded controller
An embedded system chip incorporating an enhanced asynchronous ARM core (AMULET2), a 4 Kbyte pipelined cache, a flexible memory interface and assorted programmable control functions, and innovative features that exploit its asynchronous operation to advantage in power-sensitive applications are described.
An asynchronous low-power 80C51 microcontroller
This paper presents a low-power asynchronous implementation of the 80C51 microcontroller. It was realized in a 0.5 /spl mu/ CMOS process and it shows a power advantage of a factor 4 compared to a
Synthesis of Asynchronous VLSI Circuits
This work proposes a concurrent programming approach to digital VLSI design, where a digital circuit is the implementation of a concurrent algorithm, and the circuit to be designed is first implemented as a concurrent program that fulfills the logical specification of the circuit.
ET 2 : a metric for time and energy efficiency of computation
An efficiency metric for VLSI computation that includes energy is investigated and an approximation for Etn (for arbitrary n) of an optimally sized system that can be computed without actually sizing the transistors is derived; it is proved that when multiple, adjustable supply voltages are allowed, the optimal Et2 for the sequential composition of components is achieved when the supply voltage is adjusted so that the components consume equal power.
TITAC-2 : A 32-bit scalable-delay-insensitive microprocessor
This is a list of notable people from Japan who have contributed to the development of microelectronics in the past 50 years.
Pénzes, “Et2: A Metric for Time and Energy Efficiency of Computation,
  • PowerAware Computing,
  • 2002