Three-dimensional integrated circuits

@article{Topol2006ThreedimensionalIC,
  title={Three-dimensional integrated circuits},
  author={Anna W. Topol and D. L. Tulipe and L. Shi and D. Frank and K. Bernstein and S. Steen and Arvind Kumar and G. Singco and A. Young and K. Guarini and M. Ieong},
  journal={IBM J. Res. Dev.},
  year={2006},
  volume={50},
  pages={491-506}
}
Three-dimensional (3D) integrated circuits (ICs), which contain multiple layers of active devices, have the potential to dramatically enhance chip performance, functionality, and device packing density. They also provide for microchip architecture and may facilitate the integration of heterogeneous materials, devices, and signals. However, before these advantages can be realized, key technology challenges of 3D ICs must be addressed. More specifically, the processes required to build circuits… Expand
View via Publisher
signallake.com
651 Citations
Highly Influential Citations
26
Background Citations
289
Methods Citations
54

651 Citations

Citation Type

Citation Type

Three-dimensional silicon integration
3D silicon integration
Three Dimensional Integrated Circuit (3d IC): An Overview
Device-level and module-level three-dimensional integrated circuits created using oblique processing
A Survey On Three-Dimensional Image Processing VLSI System And Its Applications
Fabrication and characterization of robust through-silicon vias for silicon-carrier applications
Assembly of a 3D Cellular Computer Using Folded E-Blocks
A MOO‐based Methodology for Designing 3D Stacked Integrated Circuits
Development Trend of Three-Dimensional (3D) Integration Technology
Universal Three Dimensional Optical Logic
...
1
2
3
4
5
...

References

SHOWING 1-10 OF 53 REFERENCES
Enabling SOI-based assembly technology for three-dimensional (3d) integrated circuits (ICs)
Enabling technologies for wafer-level bonding of 3D MEMS and integrated circuit structures
3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration
Three dimensional ICs, having four stacked active device layers
A Review of 3-D Packaging Technology
Three-dimensional CMOS SOI integrated circuit using high-temperature metal-induced lateral crystallization
Thermal analysis of three-dimensional (3-D) integrated circuits (ICs)
  • A. Rahman, R. Reif
  • Materials Science
  • Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461)
  • 2001
Emerging technologies for chip-level optical interconnects
Multiple layers of silicon-on-insulator islands fabrication by selective epitaxial growth
Single grain thin-film-transistor (TFT) with SOI CMOS performance formed by metal-induced-lateral-crystallization
...
1
2
3
4
5
...