Three-dimensional integrated circuits

@article{Topol2006ThreedimensionalIC,
  title={Three-dimensional integrated circuits},
  author={Anna W. Topol and D. L. Tulipe and L. Shi and D. Frank and K. Bernstein and Steven E. Steen and A. Kumar and G. Singco and A. M. Young and K. Guarini and M. Ieong},
  journal={IBM J. Res. Dev.},
  year={2006},
  volume={50},
  pages={491-506}
}
  • Anna W. Topol, D. L. Tulipe, +8 authors M. Ieong
  • Published 2006
  • Computer Science
  • IBM J. Res. Dev.
    • Three-dimensional (3D) integrated circuits (ICs), which contain multiple layers of active devices, have the potential to dramatically enhance chip performance, functionality, and device packing density. They also provide for microchip architecture and may facilitate the integration of heterogeneous materials, devices, and signals. However, before these advantages can be realized, key technology challenges of 3D ICs must be addressed. More specifically, the processes required to build circuits… CONTINUE READING
    View PDF
    Top 3 of 629 Citations
    3D silicon integration
    J.U. Knickerbocker, P.S. Andry, … S. L. Wright2008 58th Electronic Components and Technology Conference2008
    221
    Fabrication and characterization of robust through-silicon vias for silicon-carrier applications
    P. Andry, C. Tsang, … D. ManzerIBM J. Res. Dev.2008
    106
    Three-dimensional silicon integration
    J. Knickerbocker, P. Andry, … S. WrightIBM J. Res. Dev.2008
    422
    629 Citations
    Citation Type

    Citation Type

    3D silicon integration
    • 221
    Fabrication and characterization of robust through-silicon vias for silicon-carrier applications
    • 106
    Three-dimensional silicon integration
    • 422
    • PDF
    Electrical Modeling and Characterization of Through Silicon via for Three-Dimensional ICs
    • 512
    • PDF
    Exploring serial vertical interconnects for 3D ICs
    • 102
    • PDF
    Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation
    • 461
    • Highly Influenced
    • PDF
    Three Dimensional Integrated Circuit (3d IC): An Overview
    • 1
    Heterogeneous 2.5D integration on through silicon interposer
    • 45
    • PDF
    TSV-Based 3D Integration
    • 22
    • PDF
    3D chip-stacking technology with through-silicon vias and low-volume lead-free interconnections
    • 134
    • PDF

    References

    Publications referenced by this paper.
    SHOWING 1-10 OF 53 REFERENCES
    3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration
    • 961
    • PDF
    Enabling SOI-based assembly technology for three-dimensional (3d) integrated circuits (ICs)
    • 87
    A Review of 3-D Packaging Technology
    • 342
    • PDF
    Three dimensional ICs, having four stacked active device layers
    • 63
    Enabling technologies for wafer-level bonding of 3D MEMS and integrated circuit structures
    • 32
    Thermal analysis of three-dimensional (3-D) integrated circuits (ICs)
    • 79
    Three-dimensional CMOS SOI integrated circuit using high-temperature metal-induced lateral crystallization
    • 29
    Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions
    • 1,485
    • PDF
    Emerging technologies for chip-level optical interconnects
    • 17
    Electrical integrity of state-of-the-art 0.13 /spl mu/m SOI CMOS devices and circuits transferred for three-dimensional (3D) integrated circuit (IC) fabrication
    • 137