Three-dimensional integrated circuits

@article{Topol2006ThreedimensionalIC,
  title={Three-dimensional integrated circuits},
  author={Anna W. Topol and Douglas C. La Tulipe and Leathen Shi and David J. Frank and Kerry Bernstein and Steven E. Steen and Arvind Kumar and Gilbert U. Singco and Albert M. Young and Kathryn W. Guarini and Meikei Ieong},
  journal={IBM J. Res. Dev.},
  year={2006},
  volume={50},
  pages={491-506}
}
Three-dimensional (3D) integrated circuits (ICs), which contain multiple layers of active devices, have the potential to dramatically enhance chip performance, functionality, and device packing density. They also provide for microchip architecture and may facilitate the integration of heterogeneous materials, devices, and signals. However, before these advantages can be realized, key technology challenges of 3D ICs must be addressed. More specifically, the processes required to build circuits… Expand
View via Publisher
signallake.com
652 Citations
Highly Influential Citations
26
Background Citations
285
Methods Citations
53

652 Citations

Citation Type

Citation Type

Three-dimensional silicon integration
TLDR
3D technology from IBM is highlighted, including demonstration test vehicles used to develop ground rules, collect data, and evaluate reliability, and examples of 3D emerging industry product applications that could create marketable systems are provided. Expand
3D silicon integration
Three-dimensional (3D) chip integration may provide a path to miniaturization, high bandwidth, low power, high performance and system scaling. Integration options can leverage stacked die and/or… Expand
Three Dimensional Integrated Circuit (3d IC): An Overview
A three-dimensional Integrated circuit (3d IC) is a chip in which two or more layers of dynamic electronic mechanics are coordinated both vertically and horizontally into a single circuit. The… Expand
Device-level and module-level three-dimensional integrated circuits created using oblique processing
TLDR
It is possible to create devices that are 3-D “at the device level” by performing standard CMOS fabrication operations at an angle with respect to the wafer surface into high aspect ratio silicon substrates using membrane projection lithography (MPL). Expand
A Survey On Three-Dimensional Image Processing VLSI System And Its Applications
Three dimensional integrated circuits (3D IC) is an emerging technology to overcome the interconnect delay and power limitations. A 3D IC consists of two or more independently manufactured ICs that… Expand
Fabrication and characterization of robust through-silicon vias for silicon-carrier applications
TLDR
The evolution in both TSV design and process flow that has led to TSV technology which produces vias with resistances on the order of 10-20 mΩ and yields on the orders of 99.99% at wafer level in a research laboratory environment is discussed. Expand
Assembly of a 3D Cellular Computer Using Folded E-Blocks
TLDR
This work presents software and hardware foundations for a truly 3D cellular computational devices that could be realized in practice and provides a proof-of-concept for a scalable and manufacture-ready process for constructing massive-scale 3D computational devices. Expand
A MOO‐based Methodology for Designing 3D Stacked Integrated Circuits
TLDR
This work shows that the use of MOO can provide relevant and objective analysis of the problem that may not be feasible with the current design methods, and believes that these promising results will help designers to overcome the main difficulties of designing 3D-SICs. Expand
Development Trend of Three-Dimensional (3D) Integration Technology
Over the past decades, the downscaling of transistor dimensions has improved circuit performance, power, and integration density. However, conventional device scaling is approaching the physical… Expand
Universal Three Dimensional Optical Logic
TLDR
A logic gate based on universal features of nonlinear wave propagation: spatiotemporal instability and collapse meets the scaling criteria and enables a 3D, reconfigurable, globally-hyperconnected architecture that may achieve an exponential speed up over conventional platforms. Expand
...
1
2
3
4
5
...

References

SHOWING 1-10 OF 53 REFERENCES
Enabling SOI-based assembly technology for three-dimensional (3d) integrated circuits (ICs)
We present solutions to the key process technology challenges of three-dimensional (3D) integrated circuits (ICs) that enable creation of stacked device layers with the shortest distance between… Expand
Enabling technologies for wafer-level bonding of 3D MEMS and integrated circuit structures
In this paper, we describe several critical aspects of wafer scale or die level bonding to demonstrate: (1) low temperature bonding for planar layer interconnections; (2) low temperature bonding for… Expand
3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration
TLDR
This paper analyzes the limitations of the existing interconnect technologies and design methodologies and presents a novel three-dimensional chip design strategy that exploits the vertical dimension to alleviate the interconnect related problems and to facilitate heterogeneous integration of technologies to realize a system-on-a-chip (SoC) design. Expand
Three dimensional ICs, having four stacked active device layers
The four-layer-stacked master slice is proposed as a system application for 3-D ICs. The master slice consists of a programmable logic array for logic circuits, a CMOS gate array for I/O interface… Expand
A Review of 3-D Packaging Technology
TLDR
This paper reviews the state-of-the-art in three-dimensional (3-D) packaging technology for very large scale integration (VLSI) and investigates vertical interconnect techniques. Expand
Three-dimensional CMOS SOI integrated circuit using high-temperature metal-induced lateral crystallization
A three-dimensional (3-D) CMOS integrated circuit was fabricated based on the conventional CMOS SOI technology. The first layer of transistors was formed on the SOI. The second layer of transistors… Expand
Thermal analysis of three-dimensional (3-D) integrated circuits (ICs)
  • A. Rahman, R. Reif
  • Materials Science
  • Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461)
  • 2001
In this paper, we examine the thermal issues in 3-D ICs by system-level modeling of power dissipation and analytical and numerical modeling of deviceand package-level heat removal. We find that for… Expand
Emerging technologies for chip-level optical interconnects
Interconnect bottleneck in emerging integrated circuitry (IC) has generated a need for alternative signal transmission solutions, such as optical technologies, in chip-level applications. The present… Expand
Multiple layers of silicon-on-insulator islands fabrication by selective epitaxial growth
This paper presents for the first time, multiple layers of silicon-on-insulator (MLSOI) device islands fabricated using selective epitaxial growth (SEG) and epitaxial lateral overgrowth (ELO)… Expand
Single grain thin-film-transistor (TFT) with SOI CMOS performance formed by metal-induced-lateral-crystallization
Metal-induced-lateral-crystallization (MILC) followed by high temperature annealing has been used for the first time to form, large single grain silicon from amorphous silicon. Polysilicon with grain… Expand
...
1
2
3
4
5
...