Three-dimensional integrated circuits

@article{Topol2006ThreedimensionalIC,
  title={Three-dimensional integrated circuits},
  author={Anna W. Topol and D. L. Tulipe and L. Shi and D. Frank and K. Bernstein and Steven E. Steen and A. Kumar and G. Singco and A. M. Young and K. Guarini and M. Ieong},
  journal={IBM J. Res. Dev.},
  year={2006},
  volume={50},
  pages={491-506}
}
  • Anna W. Topol, D. L. Tulipe, +8 authors M. Ieong
  • Published 2006
  • Engineering, Computer Science
  • IBM J. Res. Dev.
    • Three-dimensional (3D) integrated circuits (ICs), which contain multiple layers of active devices, have the potential to dramatically enhance chip performance, functionality, and device packing density. They also provide for microchip architecture and may facilitate the integration of heterogeneous materials, devices, and signals. However, before these advantages can be realized, key technology challenges of 3D ICs must be addressed. More specifically, the processes required to build circuits… CONTINUE READING
    View PDF
    634 Citations
    Highly Influencial Citations
    24
    Background Citations
    283
    Methods Citations
    53
    634 Citations
    Citation Type

    Citation Type

    Three-dimensional silicon integration
    • 424
    • PDF
    3D silicon integration
    • 221
    Three Dimensional Integrated Circuit (3d IC): An Overview
    • 1
    Device-level and module-level three-dimensional integrated circuits created using oblique processing
    A Survey On Three-Dimensional Image Processing VLSI System And Its Applications
    Fabrication and characterization of robust through-silicon vias for silicon-carrier applications
    • 106
    Assembly of a 3D Cellular Computer Using Folded E-Blocks
    • 5
    • PDF
    A MOO‐based Methodology for Designing 3D Stacked Integrated Circuits
    • 6
    Development Trend of Three-Dimensional (3D) Integration Technology
    • 2
    TSV-Based 3D Integration
    • 21
    • PDF

    References

    SHOWING 1-10 OF 53 REFERENCES
    Enabling SOI-based assembly technology for three-dimensional (3d) integrated circuits (ICs)
    • 87
    3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration
    • 964
    • PDF
    Enabling technologies for wafer-level bonding of 3D MEMS and integrated circuit structures
    • 32
    Three dimensional ICs, having four stacked active device layers
    • 63
    A Review of 3-D Packaging Technology
    • 343
    • PDF
    Three-dimensional CMOS SOI integrated circuit using high-temperature metal-induced lateral crystallization
    • 29
    Thermal analysis of three-dimensional (3-D) integrated circuits (ICs)
    • A. Rahman, R. Reif
    • Materials Science
    • Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461)
    • 2001
    • 83
    Emerging technologies for chip-level optical interconnects
    • 17
    Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions
    • 1,556
    • PDF
    Multiple layers of silicon-on-insulator islands fabrication by selective epitaxial growth
    • 52