Three dimensional IC for high performance image signal processor
@article{Nishimura1987ThreeDI,
title={Three dimensional IC for high performance image signal processor},
author={T. Nishimura and Y. Inoue and K. Sugahara and S. Kusunoki and T. Kumamoto and S. Nakagawa and M. Nakaya and Y. Horiba and Y. Akasaka},
journal={1987 International Electron Devices Meeting},
year={1987},
pages={111-114}
}The three-dimensional (3-D) image processing test IC designed with parallel processing architecture is fabricated. The device consists of 5-by-5 array of photosensors, 2-bit CMOS A-to-D converters, 40 arithmetic logic units (ALU) and shiftregisters arranged in a 3-layer structure. The total operation from photosensor on top layer to ALU on bottom layer is confirmed, and it is also demonstrated the feasibility of very high speed system operation with the implement of parallel processing. This… CONTINUE READING
43 Citations
Single-chip image sensors with a digital processor array
- Computer Science
- J. VLSI Signal Process.
- 1993
- 24
PASIC: A processor-A/D converter-sensor integrated circuit
- Computer Science
- IEEE International Symposium on Circuits and Systems
- 1990
- 27
Three dimensional ICs, having four stacked active device layers
- Materials Science
- International Technical Digest on Electron Devices Meeting
- 1989
- 63
- Highly Influenced
Monolithic 3-D Integration of SRAM and Image Sensor Using Two Layers of Single-Grain Silicon
- Materials Science
- IEEE Transactions on Electron Devices
- 2011
- 19
Generic functions for on-chip vision
- Computer Science
- Proceedings., 11th IAPR International Conference on Pattern Recognition. Vol. IV. Conference D: Architectures for Vision and Pattern Recognition,
- 1992
- 12