Three-dimensional CMOS IC's Fabricated by using beam recrystallization

@article{Kawamura1983ThreedimensionalCI,
  title={Three-dimensional CMOS IC's Fabricated by using beam recrystallization},
  author={Seiichiro Kawamura and Nobuo Sasaki and Taisuke Iwai and Motoo Nakano and Mikio Takagi},
  journal={IEEE Electron Device Letters},
  year={1983},
  volume={4},
  pages={366-368}
}
A three-dimensional (3-D) CMOS integrated circuit with a structure, in which one type of transistor is fabricated directly above a transistor of the opposite type with separate gates and an insulator in between, has successfully been fabricated by using laser beam recrystallization. Seven-stage ring oscillators fabricated in the 3-D structure have a propagation delay of 8.2 ns. In the present experiment, a double-layer of silicon-nitride and phospho-silicate-glass (PSG) film has been used as an… 

Figures from this paper

Electrical characteristics of three-dimensional SOI/CMOS IC's
Seven-stage ring oscillators fabricated in the three-dimensional (3-D) structure by using laser recrystallization with a cross scan method have a propagation delay of 430 ps per stage at 5 V. Uniform
3-Dimensional Gate Array with Vertically Stacked Dual SOI/CMOS Structure Fabricated by Beam Recrystallization
INTRODUCTION A three-dimensional(3-D)integration developed by a practical silicon-on-insulator(SOI) technology may offer the great possibility of fabricating even denser very large-scale integration,
Low-Temperature Polymer-Based Three-Dimensional Silicon Integration
We describe a low-temperature polymer-based 3D integration technique for wafer-scale transplantation of micrometer thick circuit and device layers onto another host wafer. The maximum temperature of
Use of zone-melting recrystallization to fabricate a three-dimensional structure incorporating power bipolar and field-effect transistors
Three-dimensional (3-D) structures have been fabricated incorporating power bipolar transistors in a Si substrate and metal-oxide-semiconductor field-effect transistors (MOSFET's) in an overlying
Silicon-on-Insulator Technology Leading Towards Three-Dimensional Integration of Microelectronics
Thin silicon layers of device-worthy quality, grown on electrically insulating layers, provide an attractive material for many VLSI circuit applications. There are several benefits to be gained
Three-dimensional integration: technology, use, and issues for mixed-signal applications
Three-dimensional (3-D) integration provides opportunities in large-scale integration of mixed-signal and general system-on-chip applications with improved performance, through increased density and
CVD Selective Epitaxial Lateral Overgrowth Technique for 3D Stacked SRAM Cell on SOI-Like Silicon Films
To integrate three-dimensional (3D) thin-film transistors (TFTs) for the 3D single-crystal Si (S 3 ) static random access memory (SRAM), forming the silicon-on-insulator (SOI)-like single-crystal Si
A 500-MHz DDR High-Performance 72-Mb 3-D SRAM Fabricated With Laser-Induced Epitaxial c-Si Growth Technology for a Stand-Alone and Embedded Memory Application
For the first time, the smallest 3-D stacked six-transistor (6T) static-random-access-memory (SRAM) cell technology is successfully developed by using a laser crystallization process to grow perfect
...
1
2
3
4
5
...

References

SHOWING 1-7 OF 7 REFERENCES
A CMOS structure using beam-recrystallized polysilicon
  • T. Kamins
  • Engineering
    IEEE Electron Device Letters
  • 1982
A new CMOS structure has been fabricated with the p-channel transistors in a layer of recrystallized polysilicon and the n-channel transistors in adjacent, laterally displaced regions of the
Vertical single-gate CMOS inverters on laser-processed multilayer substrates
Joint-gate, vertically stacked CMOS (JCMOS) inverters have been fabricated by a process which utilizes a multilayer substrate consisting of an oxidized n-type silicon wafer upon which are deposited
ST-CMOS (Stacked Transistors CMOS): A double-poly-NMOS-compatible CMOS technology
A modified double-poly NMOS technology is proposed, providing CMOS structures. The P-channel transistors are made in the second poly layer. The process scheme is standard, except for the laser
One-gate-wide CMOS Inverter on laser-recrystallized polysilicon
A CMOS inverter having a single gate for both n and p channel devices has been fabricated using bulk silicon for the p channel device and a laser-recrystallized silicon film for the n channel device.
Laser‐induced lateral epitaxial growth of silicon over silicon dioxide with locally varied encapsulation
The effect and use of locally varied encapsulation thickness has been demonstrated in cw Ar laser‐ induced lateral epitaxial growth of silicon (Si) layers over silicon dioxide (SiO2) islands. The
Grain boundaries in p‐n junction diodes fabricated in laser‐recrystallized silicon thin films
Grain boundaries intersecting metallurgical p‐n junctions have been evaluated in laser‐recrystallized silicon thin films. Lateral p‐n junction diodes were fabricated in islands of polycrystalline
Crystalline silicon on insulators by graphoepitaxy
Graphoepitaxy is a new technique that uses artificial surface relief structures to induce crystallographic orientation in thin films. A simple model for graphoepitaxy is presented which predicts that