Thermal and Sensitivity Analysis of Multi-fin Devices

  title={Thermal and Sensitivity Analysis of Multi-fin Devices},
  author={Brian Swahn and Soha Hassoun},
As device dimensions shrink into the nanometer range, power and performance constraints prohibit the longevity of traditi onal MOS devices in circuit design. A finFET, a quasi-planar double-g ated device, has emerged as a replacement. FinFETs are formed by creating a siliconfin which protrudes out of the wafer, wrapping a gate around the fin, and then doping the ends of the fin to form th e source and drain. Wider finFETs are formed using multiple fins between the source and drain regions… CONTINUE READING


Publications citing this paper.


Publications referenced by this paper.
Showing 1-10 of 18 references

Thermal Analysis of Ul tra-Thin Body Device Scaling.IEEE International Electron Devices Meeting

  • E. Pop, R. Dutton, K. Goodson
  • 2003
Highly Influential
10 Excerpts

A folded-channel MO S- FET for deep-sub-tenth micron era

  • D. Hisamoto, W.-C. Lee, +6 authors C. Hu
  • International Electron Devices Meeting
  • 1998
Highly Influential
6 Excerpts

FinFET Technology for Future M icroprocessors

  • T. Ludwing, I. Aller, +5 authors S. Tomaschko
  • IEEE International SOI Conference ,
  • 2003
1 Excerpt

35nm CMOS FinFETs

  • F. Yang, H. Chen, +6 authors C. Hu
  • Symposium on VLSI Technology
  • 2002
1 Excerpt

FinFET Scalin g to 10nm Gate Length.International Electron Devices Meeting

  • B. Yu, L. Chang, +9 authors C. Hu
  • 2002
1 Excerpt

High-performance Symmetric-Gate and CMOS-Compatib le Vt Asymmetric-Gate FinFET Devices

  • J. Kedzierski, D. Fried, +21 authors H. -S. Wong
  • 2001
1 Excerpt

Similar Papers

Loading similar papers…