Theory and applications of incremental ΔΣ converters

@article{Mrkus2004TheoryAA,
  title={Theory and applications of incremental $\Delta$$\Sigma$ converters},
  author={J{\'a}nos M{\'a}rkus and Jos{\'e} B. Silva and G{\'a}bor C. Temes},
  journal={IEEE Trans. Circuits Syst. I Regul. Pap.},
  year={2004},
  volume={51-I},
  pages={678-690}
}
Analog-Digital (A/D) converters used in instrumentation and measurements often require high absolute accuracy, including very high linearity and negligible dc offset. The realization of high-resolution Nyquist-rate converters becomes very expensive when the resolution exceeds 16 bits. The conventional delta-sigma (/spl Delta//spl Sigma/) structures used in telecommunication and audio applications usually cannot satisfy the requirements of high absolute accuracy and very small offset. The… 
Higher-order incremental delta-sigma analog-to-digital converters
János Márkus „Higher-order Incremental Delta-Sigma Analog-to-Digital Converters” PhD thesis Analog-to-digital conversion, which takes continuous-time, continuous amplitude signals (voltage,
A Low-Power CT Incremental 3rd Order /spl Sigma//spl Delta/ ADC for Biosensor Applications
This paper proposes a 3rd order single-loop continuous-time incremental sigma-delta analogue-to-digital converter (ADC) for time-multiplexed signals. Incremental sigma-delta modulation is used to
Incremental Analog-to-Digital Converters for High-Resolution Energy-Efficient Sensor Interfaces
TLDR
The operation and design of IADCs, including single-loop and MASH architectures, are discussed, including two-step and multi-step extended counting schemes, which can boost up the order of SQNR and further improve the energy efficiency drastically.
Micropower Incremental Analog-to-Digital Converters
TLDR
In this chapter, the design of a micropower IADC is discussed, which extends the performance of an Nth-order I ADC close to that of a (2N − 1)th- order IADCs.
Analysis and system-level design of a high resolution incremental ΣΔ ADC for biomedical applications
TLDR
The results show that the modulator achieves a signal-to-noise ratio (SNR) greater than 100 dB for 80 kHz signal bandwidth divided for 20 channels and the problem of using classic ΣΔ ADCs for applications which require time multiplexed signals will be discussed.
An Elaborate Design and Implementation of a 3rd order Sigma-Delta Modulator ADC for Wideband Signals
TLDR
It has been shown that the implemented 3rd order sigma-delta (SigmaDelta) modulator can be designed for the maximum SNR of 54 dB for minimum over- sampling ratio of 16.5 dB and its main parameters such as stability and output dynamic range.
On Continuous-Time Incremental $\Sigma\Delta$ ADCs With Extended Range
TLDR
It is shown that, by applying analog-digital mismatch compensation in the digital domain, it is possible to relax the amplifiers' finite gain-bandwidth product and finite dc gain requirements, thus allowing a power-conscious alternative.
A Micro-Power Two-Step Incremental Analog-to-Digital Converter
TLDR
The measured results verify that the proposed two-step IADC is a more energy-efficient data conversion scheme than conventional high-order IADCs.
...
...

References

SHOWING 1-10 OF 35 REFERENCES
A 16-bit low-voltage CMOS A/D converter
A/D converters used in telemetry, instrumentation, and measurements require high accuracy, excellent linearity, and negligible DC offset, but need not be fast. A simple and robust instrumentation A/D
A high-resolution, compact, and low-power ADC suitable for array implementation in standard CMOS
TLDR
An analog-to-digital converter (ADC) circuit is proposed that utilizes the linearity of the single-bit first-order sigma-delta in a first mode technique to increase the resolution without significantly increasing the conversion time.
On configurable oversampled A/D converters
TLDR
An oversampled A/D (analog-to-digital) converter that can be configured as either a sigma-delta converter or an incremental converter is presented, which cancels offset and 1/f noise and leads to a very simple and modular architecture.
A 13.5-b 1.2-V micropower extended counting A/D converter
This work presents a study of the extended counting technique for a 1.2-V micropower voice-band A/D converter. This extended counting technique is a blend of /spl Sigma//spl Delta/ modulation with
Integrated analog-to-digital and digital-to-analog converters / Rudy Van De Plassche
TLDR
This paper presents the converter as a black box, a guide to high-speed and high-resolution A/D and D/A converters, and some of the devices used in this converter, as well as some of their applications.
Efficient modified-sinc filters for sigma-delta A/D converters
TLDR
A very efficient multistage decimation filter for a sigma-delta (/spl Sigma//spl Delta/) A/D converter is proposed, composed of two stages that can be easily extended to a multiple-stage implementation.
Using Triangularly Weighted Interpolation to Get 13-Bit PCM from a Sigma-Delta Modulator
TLDR
A practical method for overcoming a thresholding action that distorts low-amplitude input signals and use of appropriate weights in the accumulation has important advantages for providing finer resoution, less spectral distortion, and white quantization noise.
A single shot sigma delta analog to digital converter for multiplexed applications
TLDR
This paper presents a /spl Sigma//spl Delta/ analog to digital converter based on a new "single shot" architecture that achieves 16 bit resolution with an oversampling rate of 200 samples per conversion.
Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging
TLDR
A dynamic element matching algorithm, data weighted averaging, is introduced for use in multibit /spl Delta//spl Sigma/ data converters, resulting in a dynamic range improvement of 9 dB/octave when DAC errors dominate.
New design techniques yield low power, high resolution delta-sigma and SAR ADCS for process control, medical, seismic and battery-powered applications
TLDR
New design techniques such as on-chip self-calibration have brought about more accurate successive approximation register (SAR) and delta-sigma ADCs that result in superior performance with very low power dissipation.
...
...