The research of an efficient digital channelized receiver based on parallel architecture

Abstract

For the non-maximum decimation of filter bank channels application, a digital channelized receiver based on parallel architecture is proposed to improve the data throughput and real-time processing ability. The simulation results verify the feasibility and effectiveness of the architecture. 

5 Figures and Tables

Topics

  • Presentations referencing similar topics