The pool of subsectors cache design

@inproceedings{Rothman1999ThePO,
  title={The pool of subsectors cache design},
  author={Jeffrey B. Rothman and Alan Jay Smith},
  booktitle={International Conference on Supercomputing},
  year={1999}
}
Sector caches use an address tag to identify a sector, and valid bits to indicate whether each subsector is present in the cache. This design permits a small number of tag bits to control a large number of data bytes in the cache. Such a design is useful for single level caches when cache sizes are small and/or when the optimal line sizes are small. Sector caches are most useful when small first-level tag arrays are used to control large second level cache data arrays. The problem with sector… CONTINUE READING

Figures, Tables, and Topics from this paper.

Similar Papers

Citations

Publications citing this paper.
SHOWING 1-10 OF 27 CITATIONS

A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy

  • 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007)
  • 2007
VIEW 15 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

A Building Block for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy

  • IEEE Computer Architecture Letters
  • 2007
VIEW 9 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

Coarse-grain coherence tracking

VIEW 7 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Improving multiprocessor performance with coarse-grain coherence tracking

  • 32nd International Symposium on Computer Architecture (ISCA'05)
  • 2005
VIEW 5 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Partial Row Activation for Low-Power DRAM System

  • 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)
  • 2017

CLEAN-ECC: High reliability ECC for adaptive granularity memory system

  • 2015 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)
  • 2015
VIEW 1 EXCERPT
CITES METHODS