The last silicon transistor: Nanosheet devices could be the final evolutionary step for Moore's Law

@article{Ye2019TheLS,
  title={The last silicon transistor: Nanosheet devices could be the final evolutionary step for Moore's Law},
  author={P. Ye and T. Ernst and Mukesh V. Khare},
  journal={IEEE Spectrum},
  year={2019},
  volume={56},
  pages={30-35}
}
The modern microprocessor is among the world's most complex systems, but at its heart is a very simple, and we think beautiful, device: the transistor. There are billions of them in a microprocessor today, and they are nearly all identical. So improving the performance and boosting the density of these transistors is the most straightforward way to make microprocessors — and the computers they power — work better. 
Metastability with Emerging Reconfigurable Transistors: Exploiting Ambipolarity for Throughput
In this work, we leverage ambipolar transistors in the context of metastability for random number generation. We propose designs of a Minority-based SR latch and a dual-edge triggered True SingleExpand
Energy reduction opportunities in Field-Coupled Nanocomputing Adders
TLDR
This work analyzes the energy reduction opportunities in FCN classical Adder’s topologies, applying state-of-the-art partially reversible techniques to them and found that, despite the significant differences in depth and size, applying the techniques, their fundamental energy limits are almost the same. Expand
Stacked Nanosheet Based Reconfigurable FET
TLDR
It is observed that at reduced NS thickness, much improved OFF-state device characteristics along with the sharp transition in voltage transfer characteristic (VTC) curve is obtained, due to efficient gate control of the channel region. Expand
Performance Analysis of Vertically Stacked Nanosheet Tunnel Field Effect Transistor with Ideal Subthreshold Swing
In this paper, a novel vertically stacked silicon Nanosheet Tunnel Field Effect Transistor (NS-TFET) device scaled to a gate length of 12 nm with Contact poly pitch (CPP) of 48 nm is simulated.Expand
Performance Analysis of Vertically Stacked Nanosheet Tunnel Field Effect Transistor with Ideal Subthreshold Swing
In this paper, a novel vertically stacked silicon Nanosheet Tunnel Field Effect Transistor (NS-TFET) device scaled to a gate length of 12nm with Contact poly pitch (CPP) of 48nm is simulated.Expand
Design of Compact Integrated Photonic Crystal NAND and NOR Logic Gates
Here we propose an integrated and compact photonic crystal (PhC) device that can operate as a NAND or NOR logic gate. It is designed in a PhC slab composed of GaAs/AlGaAs heterostructure and a 2DExpand
TID Response of Nanowire Field-Effect Transistors: Impact of the Back-Gate Bias
The impact of back-gate bias on the total ionizing dose (TID) response of silicon-on-insulator (SOI) nanowire field-effect transistors (NWFETs) is investigated. The voltage shift induced by TID isExpand
Security Promises and Vulnerabilities in Emerging Reconfigurable Nanotechnology-Based Circuits
TLDR
This work explores how transistor-level reconfigurability can be leveraged for logic locking and split manufacturing in the pretext of RFET-based modeling of the ITC-99 benchmarks, and revisits the underlying security promises, and showcases specific circuit vulnerabilities which can lead to adversarial scenarios. Expand
Complementary photonic crystal integrated logic devices.
TLDR
Simulation results provide demonstration of a highly efficient clock rate, higher than 20 GHz, guaranteeing operation at both input and output with the same wavelength, with well-defined output power values representing the two logic states 1 and 0. Expand
New nanoscale band-to-band tunneling junctionless GNRFETs: potential high-performance devices for the ultrascaled regime
High-performance sub-10-nm field-effect transistors (FETs) are considered to be a prerequisite for the development of nanoelectronics and modern integrated circuits. Herein, new band-to-bandExpand
...
1
2
...