The formal verification of a pipelined double-precision IEEE floating-point multiplier

@inproceedings{Aagaard1995TheFV,
  title={The formal verification of a pipelined double-precision IEEE floating-point multiplier},
  author={Mark Aagaard and Carl-Johan H. Seger},
  booktitle={ICCAD 1995},
  year={1995}
}

Topics from this paper.

Citations

Publications citing this paper.
SHOWING 1-10 OF 40 CITATIONS

Symmetry Reduction for STE Model Checking

  • 2006 Formal Methods in Computer Aided Design
  • 2006
VIEW 6 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

Automatic formal verification of fused-multiply-add FPUs

  • Design, Automation and Test in Europe
  • 2005
VIEW 4 EXCERPTS
CITES METHODS
HIGHLY INFLUENCED

Generating and model checking a hierarchy of abstract models

  • South African Computer Journal
  • 2004
VIEW 8 EXCERPTS
HIGHLY INFLUENCED

Symbolic Trajectory Evaluation

  • Formal Hardware Verification
  • 1997
VIEW 13 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Optimized Arithmetic Hardware Design based on Hierarchical Formal Verification

  • 2006 13th IEEE International Conference on Electronics, Circuits and Systems
  • 2006
VIEW 13 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Formalization of Caden e SPW Fixed-PointArithmeti in HOLBehzad

VIEW 3 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Similar Papers

Loading similar papers…