The design of a SRAM-based field-programmable gate array-Part II: Circuit design and layout

@article{Chow1999TheDO,
  title={The design of a SRAM-based field-programmable gate array-Part II: Circuit design and layout},
  author={P. Chow and Soon Ong Seo and J. Rose and K. Chung and G. Paez-Monzon and I. Rahardja},
  journal={IEEE Trans. Very Large Scale Integr. Syst.},
  year={1999},
  volume={7},
  pages={321-330}
}
  • P. Chow, Soon Ong Seo, +3 authors I. Rahardja
  • Published 1999
  • Computer Science
  • IEEE Trans. Very Large Scale Integr. Syst.
    • For Pt.I see ibid., vol.7, pp.191-7 (1999). Field-programmable gate arrays (FPGA's) are now widely used for the implementation of digital systems, and many commercial architectures are available. Although the literature and data books contain detailed descriptions of these architectures, there is very little information on how the high-level architecture was chosen and no information on the circuit-level or physical design of the devices. In Part I of this paper, we described the high-level… CONTINUE READING
    View PDF
    105 Citations
    Highly Influential Citations
    7
    Background Citations
    30
    Methods Citations
    27
    Results Citations
    2
    105 Citations
    Citation Type

    Citation Type

    The Design of an SRAM-Based Field-Programmable Gate Array — Part I : Architecture
    • 55
    • PDF
    The design of an SRAM-based field-programmable gate array. I. Architecture
    • 97
    Exploring static and dynamic flash-based FPGA design topologies
    • 1
    State-holding in Look-Up Tables: application to asynchronous logic
    • 6
    Recent Trends in FPGA Architecture for Testing the Data path Using BSCAN
    A comparison of FinFET based FPGA LUT designs
    • 5
    An Efficient BIST Architecture for Delay Faults in the Logic Cells of Symmetrical SRAM-Based FPGAs
    • 14
    Exploring Area and Delay Tradeoffs in FPGAs With Architecture and Automated Transistor Design
    • Ian Kuon, Jonathan Rose
    • Engineering, Computer Science
    • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
    • 2011
    • 25
    A Study on Switch Block Patterns for Tileable FPGA Routing Architectures
    • 1
    Design and Implementation of a Second Generation Logic Cluster for Multi-Technology Field Programmable Gate Arrays

    References

    SHOWING 1-10 OF 13 REFERENCES
    The Design of an SRAM-Based Field-Programmable Gate Array — Part I : Architecture
    • 55
    • PDF
    The design of an SRAM-based field-programmable gate array. I. Architecture
    • 97
    A 1 . 2 � m CMOS FPGA Using Cascaded Logic Blocks and Segmented Routing
    • 11
    • PDF
    TRIPTYCH: A New FPGA Architecture
    • 18
    • PDF
    Logical effort: designing for speed on the back of an envelope
    • 182
    • PDF
    ard P aez-Monz on, and Immanuel Rahardja, \The design of an SRAM-based eld-programmable gate array, Part I: Archi- tecture,
    • IEEE Transactions on Very Large Scale Integration (VLSI) Systems,
    • 1999
    A 1.2 m CMOS FPGA using cascaded logic blocks and segmented rout- ing,
    • Abingdon EE&CS Books,
    • 1991
    Gerard PP aez-Monzz on, and Immanuel Rahardja, \The design of an SRAM-based eld-programmable gate array, Part I: Architecture
    • IEEE Transactions on Very Large Scale Integration (VLSI) Systems XX, no. YY
    • 1999
    Introduction to VLSI systems
    • 2,892
    83) received the B.A.Sc. degree with honors in engineering science, and the M.A.Sc. and Ph.D. degrees in electrical engineering from the University of Toronto
    • 83) received the B.A.Sc. degree with honors in engineering science, and the M.A.Sc. and Ph.D. degrees in electrical engineering from the University of Toronto
    • 1977