The dawn of terascale computing

  title={The dawn of terascale computing},
  author={Justin Rattner},
  journal={IEEE Solid-State Circuits Magazine},
The digital revolution, far from abating, continues with even greater intensity in new applications in health, media, social networking, and many other areas of our lives. These applications will require revolutionary improvements in speed and capacity in future microprocessors so that they can process terabytes of information with teraflops of terascale computing power. Tera is not an exaggeration: trillions of hertz and trillions of bytes will be needed. In a terascale world, there will be… CONTINUE READING


Publications citing this paper.
Showing 1-3 of 3 extracted citations

Congestion-Aware Adaptive Routing in 2D-Mesh Multicores

2014 IEEE 13th International Symposium on Network Computing and Applications • 2014
View 3 Excerpts
Highly Influenced

Robust System Design

IPSJ Trans. System LSI Design Methodology • 2011


Publications referenced by this paper.
Showing 1-10 of 12 references

A 320mV 56μW 411 GOPS/watt ultra-lowvoltage motion-estimation accelerator in 65nm CMOS,

H. Kual, M. Anders, +4 authors S. Borkar
in Int. Solid-State Circuits Conf. Tech. Dig., • 2008
View 1 Excerpt

Efficient operating system scheduling for performance-asymmetric multi-core architectures

Proceedings of the 2007 ACM/IEEE Conference on Supercomputing (SC '07) • 2007
View 1 Excerpt

Architectural Support for Software Transactional Memory

2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06) • 2006
View 1 Excerpt

Tackling variability and reliability challenges

IEEE Design & Test of Computers • 2006
View 1 Excerpt

Three-dimensional integrated circuits

IBM Journal of Research and Development • 2006
View 1 Excerpt

A platform 2015 model: recognition, mining and synthesis moves computers to the era of tera,

P. Dubey
Intel Technol. J., • 2005
View 1 Excerpt

Similar Papers

Loading similar papers…