The bleak future of NAND flash memory
@inproceedings{Grupp2012TheBF,
title={The bleak future of NAND flash memory},
author={Laura M. Grupp and John D. Davis and Steven Swanson},
booktitle={USENIX Conference on File and Storage Technologies},
year={2012}
}In recent years, flash-based SSDs have grown enormously both in capacity and popularity. In high-performance enterprise storage applications, accelerating adoption of SSDs is predicated on the ability of manufacturers to deliver performance that far exceeds disks while closing the gap in cost per gigabyte. However, while flash density continues to improve, other metrics such as a reliability, endurance, and performance are all declining. As a result, building larger-capacity flash-based SSDs…
Figures and Tables from this paper
343 Citations
A Large-Scale Study of Flash Memory Failures in the Field
- Computer ScienceSIGMETRICS 2015
- 2015
This paper presents the first large-scale study of flash-based SSD reliability in the field, and is the first to make several major observations about how flash memory errors manifest when running modern workloads on modern SSDs.
Improving Reliability and Performance of NAND Flash Based Storage System
- Computer Science
- 2016
The proposed data pattern aware (DPA) error prevention system design can extend system lifespan without high hardware cost, and a Data Migration Minimizing (DMM) device design can offer up to 20% write reduction compared with the best state-of-art works.
Cost-effectively improving life endurance of MLC NAND flash SSDs via hierarchical data redundancy and heterogeneous flash memory
- Computer Science2015 IEEE International Conference on Networking, Architecture and Storage (NAS)
- 2015
The results demonstrate that H2-SSD outperforms the conventional SSDs in the maximum Program/Erase cycles by 23% to 178% and suffer from a less than 10% degradation of I/O performance under most cases.
Improvement of the tolerated raw bit error rate in NAND flash-based SSDs with the help of embedded statistics
- Computer Science2017 IEEE International Test Conference (ITC)
- 2017
A technique is proposed to improve the tolerated raw bit error rate (RBER) based on the observation that a small SSD ratio may have a much higher RBER than the rest and the RBER is dominated by the retention error rate.
Performance Evaluation of the SSD-Based Swap System for Big Data Processing
- Computer Science2014 IEEE 13th International Conference on Trust, Security and Privacy in Computing and Communications
- 2014
Experimental results show that 1) incredibly large amount of IO's are issued to swap device when the physical memory cannot accommodate all data for processing, 2) SSD processes IO's to a swap device significantly faster than HDD, 3) using SSD as a storage device is a far better choice than using it as a Swap device, and 4) enterprise SSD is not cost effective when it is used as a swapped device.
WB-RAIS: White-Box Redundant Array of Independent SSDs
- Computer ScienceWirel. Pers. Commun.
- 2018
Experimental results show that WB-RAIS improves the write performance by an average of 20% and reduces the flash erase count 17–52% compared to Black-Box SSD RAID, and enhances the system reliability significantly.
WB-RAIS: White-Box Redundant Array of Independent SSDs
- Computer ScienceWireless Personal Communications
- 2018
Experimental results show that WB-RAIS improves the write performance by an average of 20% and reduces the flash erase count 17–52% compared to Black-Box SSD RAID, and enhances the system reliability significantly.
Understanding SSD Reliability in Large-Scale Cloud Systems
- Computer Science2018 IEEE/ACM 3rd International Workshop on Parallel Data Storage & Data Intensive Scalable Computing Systems (PDSW-DISCS)
- 2018
This paper takes a holistic view to examine the reliability of SSD-based storage systems in Alibaba's datacenters, which covers about half-million SSDs under representative cloud services over three years, and discovers a number of interesting correlations.
Design for scalability in enterprise SSDs
- Computer Science2014 23rd International Conference on Parallel Architecture and Compilation (PACT)
- 2014
A deep look at how different flash parameters and SSD internal designs affect the actual performance and scalability of the conventional architecture is given and a network-based protocol adopted for flash communications in SSDs that addresses design constraints of the multi-channel bus architecture is presented.
Improving Flash Write Performance by Using Update Frequency
- Computer ScienceProc. VLDB Endow.
- 2013
This paper proposes a new principled data placement algorithm that can be incorporated into existing FTLs that reduces write overhead by 20% - 75% when compared to state-of-art techniques.
References
SHOWING 1-10 OF 13 REFERENCES
Characterizing flash memory: Anomalies, observations, and applications
- Computer Science2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)
- 2009
This work empirically characterized flash memory technology from five manufacturers by directly measuring the performance, power, and reliability, and demonstrates that performance varies significantly between vendors, devices, and from publicly available datasheets.
A 117-mm2 3.3-V only 128-Mb multilevel NAND flash memory for mass storage applications
- EngineeringIEEE J. Solid State Circuits
- 1996
A 128-Mb multilevel NAND flash memory storing 2 b per cell, made practical by significantly reducing program disturbance by using a local self-boosting scheme, for mass storage, low cost, and high serial access throughput.
A 5.6MB/s 64Gb 4b/Cell NAND Flash memory in 43nm CMOS
- Computer Science2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers
- 2009
Today NAND Flash memory is used for data and code storage in digital cameras, USB devices, cell phones, camcorders, and solid-state disk drives. Figure 13.6.1 shows the memory-density trend since…
A 3.3 V 128 Mb multi-level NAND flash memory for mass storage applications
- Computer Science1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC
- 1996
This 128 Mb multi-level NAND flash memory stores two bits per cell by tight programmed cell threshold voltage (Vth) control and is made practical by significantly reducing program disturbs.
A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme
- Computer ScienceProceedings ISSCC '95 - International Solid-State Circuits Conference
- 1995
This 3.3 V only 32 Mb NAND flash memory achieves typical 2.3 MB/s program performance with an incremental step pulse programming (ISPP) scheme and self-boosting of program inhibit voltages lowers the page programming current to 4.3 mA.
A 3bit/cell 32Gb NAND flash memory at 34nm with 6MB/s program throughput and with dynamic 2b/cell blocks configuration mode for a program throughput increase up to 13MB/s
- Computer Science2010 IEEE International Solid-State Circuits Conference - (ISSCC)
- 2010
The architecture, while featuring same page size of 16KB as recently disclosed ABL architectures, avoids the shortcomings such an ABL scheme exhibits in programming mode due to floating-gate-to-floating-gate coupling.
A Zeroing Cell-to-Cell Interference Page Architecture With Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories
- Computer ScienceIEEE Journal of Solid-State Circuits
- 2008
A novel page architecture including temporary LSB storing program and parallel MSB program schemes is proposed to reduce cell-to-cell interference and to improve average MLC program speed performance by 11% compared with conventional architecture, thanks to its fast LSB program performance.
A multipage cell architecture for high-speed programming multilevel NAND flash memories
- Computer ScienceIEEE J. Solid State Circuits
- 1998
To realize low-cost, highly reliable, high-speed programming, and high-density multilevel flash memories, a multipage cell architecture has been proposed. This architecture enables both precise…
International technology roadmap for semiconductors: Emerging research devices
- International technology roadmap for semiconductors: Emerging research devices
- 2010
Fusionio builds ssd bridge between slc,mlc
- 2009