Corpus ID: 28984185

The anatomy of a high-performance microprocessor - a systems perspective

  title={The anatomy of a high-performance microprocessor - a systems perspective},
  author={Bruce D. Shriver and Bennett K. Smith},
Microprocessor Platforms and Systems a Microarchitecture Case Study the K6 3D Microarchitecture Technology Components of Platform Architecture Platform Memory Technology Platfrom Optimization Techniques and Directions. (Part contents) 

Topics from this paper

A Brief History of Microprogramming
A processing unit in a computer system is composed of a data path and a control unit. The data path includes registers, function units such as ALUs (arithmetic and logic units) and shifters,Expand
Top-level Reenement in Processor Veriication
We provide a framework for the speci cation and veri cation of high-performance processors. As an example, we give a high-level speci cation and correctness proof for a processor that usesExpand
On embedding a microarchitectural design language within Haskell
This paper examines the use of Haskell's lazy lists, type classes, lazy state monad, and unsafe Perform I0, and point to several areas where Haskell could be improved in the future. Expand
Formal Verification of Explicitly Parallel Microprocessors
This paper develops an explicitly parallel instruction-set architecture and a clustered microarchitectural model and describes how to formally verify that the model implements the instruction set. Expand
Top-level Re nement in Processor Veri cationSava
We provide a framework for the speciication and veriica-tion of high-performance processors. As an example, we give a high-level speciication and correctness proof for a processor that usesExpand
Memory Based System Development and Optimization
The subject of this work is to introduce a model-based quantitative performance indicator methodology applicable for performance, cost and reliability optimization of non-volatile memories and memory-centric systems. Expand
Decisive aspects in the evolution of microprocessors
  • D. Sima
  • Computer Science
  • Proceedings of the IEEE
  • 2004
It is shown that designers increased the throughput of the microarchitecture at the ILP level basically by subsequently introducing temporal, issue, and intrainstruction parallelism in such a way that exploiting parallelismAlong one dimension compelled to introduce parallelism along a new dimension as well to further increase performance. Expand
Coming challenges in microarchitecture and architecture
The role of microarchitecture in the computer world present the challenges ahead of us, and areas where microarch Architecture can help address these challenges are highlighted. Expand
Evaluating DTM in a Superscalar Processor
Dynamic Trace Memoization (DTM) is a reuse technique that employs memoization tables to skip the execution of sequences of redundant instructions. DTM thus extends the concept of instruction reuse toExpand
Decoding of CISC instructions in superscalar processors with high issue rate
Simulation results show that, in high issue-rate decoders, the latter strategy improves the performance by 20 to 25%. Expand