The Zen of overclocking

  title={The Zen of overclocking},
  author={Robert P. Colwell},
  • R. Colwell
  • Published 1 March 2004
  • Computer Science
  • Computer
The author spotlights "better-than-worst-case" design. With normal worst-case design, any computing system is a conglomeration of components, operating within frequencies, power supply voltages, and temperature ranges that were set to simultaneously accommodate worst-case values of every single component. These stacked margins result in noticeable headroom under nominal conditions. It is this headroom that lets the overclockers ply their trade and provides ammunition to the conspiracy theory… 
Superscalar Processor Performance Enhancement through Reliable Dynamic Clock Frequency Tuning
The key objective is to see the effect of overclocking on superscalar processors for various benchmark applications, and analyze the associated overhead, in terms of extra hardware and error recovery penalty, when the clock frequency is adjusted dynamically.
Managing the Impact of On-chip Temperature on the Lifetime Reliability of Reliably Overclocked Systems
This paper analyzes how reliable overclocking impacts the on-chip temperature of microprocessors, and evaluates the effects of overheating, due to reliable dynamic overclocking mechanisms, on the lifetime reliability of such systems.
RAKSHA: Reliable and Aggressive frameworK for System design using High-integrity Approaches
Better-than-worst-case design methodology is advocated by several recent research pursuits, which propose to exploit in-built fault tolerance mechanisms to enhance computer system performance.
Multiplier Changing Overclocking Method for Processor Intensive Tasks
Overclocking is not a new method for most PC users with the most cost effective perspective for all processors but it is capable of increasing the performance improvement for heavy workloads.
Processor Performance Enhancement Using Self-Adaptive Clock Frequency
The aim of the work is to exploit the techniques of overclocking and throttling to enhance the performance, also to achieve optimal utilization of processor resources and at the same time maintaining the system reliability.
Conjoined Processor : A Fault Tolerant High Performance Microprocessor
This work proposes a novel approach that organizes redundancy in a special way to provide high degree of fault tolerance and improves performance by reliably adapting the system clock frequency during run time, based on the current running application and environmental conditions.
A Novel Two-Port Behavioral Model for I/O Buffer Overclocking Simulation
The implemented gray-box model produces more accurate results than the previous methodologies when assessing the signal integrity performance of high-speed digital links in normal and overclocking conditions under various input excitations and preserves the computational efficiency recognized for its behavioral model predecessors.
Metastability in Better-Than-Worst-Case Designs
The impact of timing speculation and the reasons why it is difficult to adopt this paradigm in industrial designs are analyzed.
Dynamic clock-frequencies for FPGAs
Automatic Generation of Software-based Functional Failing Test for Speed Debug and On-silicon Timing Verification
This paper presents a methodology that can be used to devise assembly programs suitable for a range of on-silicon activities, like speed debug, timing verification or speed binning, and exploits the feedback from the microprocessor under examination.