The Vortex: A Superscalar Asynchronous Processor

@article{Lines2007TheVA,
  title={The Vortex: A Superscalar Asynchronous Processor},
  author={Andrew Lines},
  journal={13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07)},
  year={2007},
  pages={39-48}
}
  • Andrew Lines
  • Published 12 March 2007
  • Computer Science, Physics
  • 13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07)
The "Vortex" processor is a general purpose CPU with a novel architecture and instruction set. The primary feature of the Vortex architecture is many parallel function units which communicate through a central crossbar, instead of a traditional register file. Instructions are fetched in parallel by cache lines, as in a VLIW processor, but any data or structural dependencies are resolved deterministically by the hardware, as in a superscalar processor. The prototype Vortex CPU supports a 32-bit… 

Figures from this paper

NanoMesh: An Asynchronous Kilo-Core System-on-Chip
  • Jonathan Tse, Andrew Lines
  • Computer Science
    2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems
  • 2013
TLDR
It required only a few man-months of effort to develop a complete gate-level design and physical floor-plan which can run simple C programs such as Dhrystone, and a test chip is expected in 2013.
Wagging Logic: Implicit Parallelism Extraction Using Asynchronous Methodologies
  • C. Brej
  • Computer Science
    2010 10th International Conference on Application of Concurrency to System Design
  • 2010
TLDR
The nature of the throughput problem is investigated and a novel automatic approach to overcome its effect is proposed, and the designs generated using the method not only cease suffering from a throughput bottleneck, but also attain the parallel computation properties despite their original sequential specification.
Towards Designing Asynchronous Microprocessors: From Specification to Tape-Out
TLDR
An encyclopedia of various general and special purpose microprocessors proposed by far is developed, presenting the complete design flow and available electronic design and automation tools and presenting an evaluation of those works in terms of area on the die and performance metrics.

References

SHOWING 1-10 OF 10 REFERENCES
Three generations of asynchronous microprocessors
We trace the evolution of Caltech asynchronous processors from a simple proof of concept, to a high-performance MIPS-like processor using a different buffer circuit for better performance, to the
The design of an asynchronous MIPS R3000 microprocessor
TLDR
The paper describes the structure of a high-performance asynchronous pipeline, in particular precise exceptions, pipelined caches, arithmetic, and registers, and the circuit techniques developed to achieve high throughput.
FLEETzero: an asynchronous switching experiment
TLDR
This paper describes a working chip, called FLEETzero, built to test an asynchronous switch fabric, which demonstrates a new family of high speed asynchronous control circuits, especially data-controlled branch and merge circuits that form the switch fabric.
Nexus: an asynchronous crossbar interconnect for synchronous system-on-chip designs
  • Andrew Lines
  • Computer Science
    11th Symposium on High Performance Interconnects, 2003. Proceedings.
  • 2003
TLDR
Fulcrum Microsystems' SoC interconnect, 'Nexus', includes a 16 port, 36 bit asynchronous crossbar which connects via asynchronous channels to clock domain converters for each synchronous module, and compares favorably with other SoCInterconnect solutions that have less bandwidth, higher energy per transfer and longer latencies.
Pipelined Asynchronous Circuits
TLDR
A design style for implementing communicating sequential processes (CSP) as quasi delay insensitive asynchronous circuits, based on the compilation method of [1], which can easily implement circuits with some slack between inputs and outputs is presented.
Synthesis of Asynchronous VLSI Circuits
TLDR
This work proposes a concurrent programming approach to digital VLSI design, where a digital circuit is the implementation of a concurrent algorithm, and the circuit to be designed is first implemented as a concurrent program that fulfills the logical specification of the circuit.
The limitations to delay-insensitivity in asynchronous circuits
Asynchronous techniques —that is, techniques that do not use clocks to implement sequencing— are currently attracting considerable interest for digital VLSI circuit design, in particular when the
SCALP: A Superscalar Asynchronous Low-Power Processor
OptimoDE: Programmable Accelerator Engines Through Retargetable Customization
  • HotChips 16 Conference, IEEE Computer Society Press, 2004. 13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07) 0-7695-2771-X/07 $20.00 © 2007
  • 2004
Sutherland . “ FLEETzero : An Asynchronous Switching Experiment
  • 2001