The Use of Quantum Potentials for Confinement and Tunnelling in Semiconductor Devices

  title={The Use of Quantum Potentials for Confinement and Tunnelling in Semiconductor Devices},
  author={A. Asenov and J. R. Watling and Andrew R. Brown},
As MOSFETs are scaled to sub 100 nm dimensions, quantum mechanical confinement in the direction normal to the silicon dioxide interface and tunnelling (through the gate oxide, band-to-band and from sourceto-drain) start to strongly affect their characteristics. Recently it has been demonstrated that first order quantum corrections can be successfully introduced in self-consistent drift diffusion-type models using Quantum Potentials. In this paper we describe the introduction of such quantum… CONTINUE READING
Highly Cited
This paper has 30 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 24 extracted citations


Publications referenced by this paper.
Showing 1-10 of 32 references

Fundamentals of modern VLSI devices

  • Y. Taur, T. H. Ning
  • Cambridge University Press, Cambridge, UK.
  • 1998
Highly Influential
3 Excerpts

3D Monte Carlo modeling of thin SOI MOSFETs including the effective potential and random dopant distribution

  • S. M. Ramey, D. K. Ferry
  • Journal of Computational Electronics 1: 267– 271.
  • 2002
2 Excerpts

An enhanced 130 nm

  • S. Thompson, M. Alavi, +23 authors M. Bohr
  • 2001
1 Excerpt

FD / DGSOI MOSFETS — A viable approach to overcoming the device scaling limit

  • J. IafrateG., L. GrubinH., K. FerryD.
  • IEDM Tech . Digest
  • 2001

Similar Papers

Loading similar papers…