The MorphoSys dynamically reconfigurable system-on-chip

@article{Lu1999TheMD,
  title={The MorphoSys dynamically reconfigurable system-on-chip},
  author={Guangming Lu and H. Singh and M. Lee and N. Bagherzadeh and F. Kurdahi and E. Filho and V. Alves},
  journal={Proceedings of the First NASA/DoD Workshop on Evolvable Hardware},
  year={1999},
  pages={152-160}
}
  • Guangming Lu, H. Singh, +4 authors V. Alves
  • Published 1999
  • Computer Science
  • Proceedings of the First NASA/DoD Workshop on Evolvable Hardware
  • MorphoSys is a system-on-chip which combines a RISC processor with an array of reconfigurable cells. The important features of MorphoSys are coarse-grain granularity dynamic reconfigurability and considerable depth of programmability. The first implementation of the MorphoSys architecture, the M1 chip, is currently at an advanced stage and it will operate at 100 MHz. Simulation results indicate significant performance improvements for different classes of applications, as compared to general… CONTINUE READING
    37 Citations
    A reconfigurable architecture specific for the butterfly computing
    • 1
    A New Design Approach for Processor-Like Reconfigurable Hardware
    • 7
    • PDF
    A Design Environment for Processor-Like Reconfigurable Hardware
    • 5
    • PDF
    A Design Environment for Processor-Like Reconfigurable Hardware
    • 1
    Evolving Hardware by Dynamically Reconfiguring Xilinx FPGAs
    • 73
    • PDF
    A Hybrid Prototyping Platform for Dynamically Reconfigurable Designs
    • 6
    An embedded low power reconfigurable fabric for finite state machine operations
    • 8

    References

    SHOWING 1-10 OF 22 REFERENCES
    Garp: a MIPS processor with a reconfigurable coprocessor
    • J. Hauser, J. Wawrzynek
    • Computer Science
    • Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186)
    • 1997
    • 966
    • PDF
    A quantitative analysis of reconfigurable coprocessors for multimedia applications
    • T. Miyamori, K. Olukotun
    • Computer Science
    • Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251)
    • 1998
    • 163
    • Highly Influential
    • PDF
    A First Generation DPGA implementation
    • 110
    • PDF
    MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources
    • E. Mirsky, A. DeHon
    • Computer Science
    • 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines
    • 1996
    • 416
    • Highly Influential
    • PDF
    Promises and challenges of evolvable hardware
    • 340
    • PDF
    Configurable computing: the catalyst for high-performance architectures
    • 44
    Building and using a highly parallel programmable logic array
    • 258
    Introduction to programmable active memories
    • 201
    The RAW benchmark suite: computation structures for general purpose computing
    • J. Babb, M. Frank, +6 authors A. Agarwal
    • Computer Science
    • Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186)
    • 1997
    • 107
    • PDF