The MIT Alewife Machine

@inproceedings{Agarwal1999TheMA,
  title={The MIT Alewife Machine},
  author={A. Agarwal and Ricardo Bianchini and David Chaiken and Frederic T. Chong and Kirk L. Johnson and David A. Kranz and John Kubiatowicz and Beng-Hong Lim and Kenneth Mackenzie and Donald Yeung},
  year={1999}
}
A variety of models for parallel architectures, such as shared memory, message passing, and data flow, have converged in the recent past to a hybrid architecture form called distributed shared memory (DSM). By using a combination of hardware and software mechanisms, DSM combines the nice features of all the above models and is able to achieve both the scalability of messagepassing machines and the programmability of shared memory systems. Alewife, an early prototype of such DSM architectures… CONTINUE READING
Highly Cited
This paper has 64 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 22 extracted citations

Ace: Linguistic Mechanisms for Customizable Protocols

View 5 Excerpts
Method Support
Highly Influenced

High-performance parallel systems for data-intensive computing

View 7 Excerpts
Method Support
Highly Influenced

Coherence maintenances to realize an efficient parallel processing for a cache memory with synchronization on a chip-multiprocessor

8th International Symposium on Parallel Architectures,Algorithms and Networks (ISPAN'05) • 2005
View 12 Excerpts
Highly Influenced

Architecture, on-chip network and programming interface concept for multiprocessor system-on-chip

2016 International Conference on Smart Green Technology in Electrical and Information Systems (ICSGTEIS) • 2016
View 2 Excerpts

A 16-Core Processor With Shared-Memory and Message-Passing Communications

IEEE Transactions on Circuits and Systems I: Regular Papers • 2014
View 1 Excerpt

Mapping and Scheduling of Tasks and Communications on Many-Core SoC Under Local Memory Constraint

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2013
View 1 Excerpt

Memory-aware mapping and scheduling of tasks and communications on many-core SoC

17th Asia and South Pacific Design Automation Conference • 2012
View 1 Excerpt

A NoC-based hybrid message-passing/shared-memory approach to CMP design

Microprocessors and Microsystems - Embedded Hardware Design • 2011
View 1 Excerpt

64 Citations

051015'97'02'08'14
Citations per Year
Semantic Scholar estimates that this publication has 64 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-10 of 48 references

Automatic Partitioning of Parallel Loops for Cache-Coherent Multiprocessors

1993 International Conference on Parallel Processing - ICPP'93 • 1993
View 1 Excerpt