The Intel 80386 - Architecture And Implementation

  title={The Intel 80386 - Architecture And Implementation},
  author={K. El-Ayat and R. Agarwal},
  journal={IEEE Micro},
T he Intel 80386 represents the state of the art in high-performance, 32-bit microprocessors. [...] Key Method Other bus features include dynamic bus sizing to support mixed 16/32-bit port interfacing and a dynamically selectable pipelined mode to facilitate high-speed memory interleaving and allow longer access times. The 80386 is implemented in Intel's CHMOS-III 1.5-micrometer process. Typical instruction mixes indicate an average processing rate of 4.4 clocks per instruction and an overall execution rate of…Expand
20 Citations
The Intel 80386 and new 32-bit microprocessors
The architecture, organization and realization of the new, 32-Bit 80386 (iAPX 386) chip are discussed and compared with the previous models of the Intel 86 family. Expand
The Intel 376 family for embedded processor applications
A detailed examination is made of the register set, addressing modes, instruction set, protection mechanisms, and debugging features of the Intel 80376 processor, especially as they relate toExpand
MIPS-X: a 20-MIPS peak, 32-bit microprocessor with on-chip cache
The authors provide an overview of MIPS-X, focusing on the techniques used to reduce the complexity of the processor and implement the on-chip instruction cache. Expand
Design And Test of the 80386
  • P. Gelsinger
  • Computer Science
  • IEEE Design & Test of Computers
  • 1987
The 80386 combines two forms of designed-in test functions: built-in self-test and test hooks or functions explicitly designed in to aid testing, which contributed to the design's success. Expand
Outline of Gmicro/200 and Memory Management Mechanism
This paper outlines the 32-bit microprocessor Gmicro/200 and its memory management mechanism on chip, which has a target performance of 6 MIPS and is 2-level paging with dual regions. Expand
A practical design method for instruction decoder PLAs for microprogrammed controllers
A heuristic procedure for the design of instruction decoder PLAs for microprogrammed controllers and a practical solution based on a simulated annealing framework is presented, where a fast and relatively accurate cost approximation method is crucial for obtaining a good solution in reasonable CPU time. Expand
Bus and cache memory organizations for multiprocessors
This dissertation presents designs for logical buses constructed from a hierarchy of physical buses that will allow snooping cache protocols to be used without the electrical loading problems that result from attaching all processors to a single bus. Expand
Two language levels for system programming
This approach improves the efficiency of the use of an HLL, and makes it complete, in the sense that the system level language does not require a run-time support. Expand
A class of compatible cache consistency protocols and their support by the IEEE futurebus
This paper defines a class of compatible consistency protocols supported by the current IEEE Futurebus design, referred to as the MOESI class of protocols, which has the property that any system component can select (dynamically) any action permitted by any protocol in the class, and be assured that consistency is maintained throughout the system. Expand
Acceleration mechanisms for computer performance enhancements
An overview of acceleration mechanisms, in which acceleration mechanisms for single thread systems are divided according to the level in a computer system at which they are introduced, is introduced. Expand