The Intel 80386 - Architecture And Implementation

@article{ElAyat1985TheI8,
  title={The Intel 80386 - Architecture And Implementation},
  author={Khaled El-Ayat and Rakesh K. Agarwal},
  journal={IEEE Micro},
  year={1985},
  volume={5},
  pages={4-22}
}
T he Intel 80386 represents the state of the art in high-performance, 32-bit microprocessors. [] Key Method Other bus features include dynamic bus sizing to support mixed 16/32-bit port interfacing and a dynamically selectable pipelined mode to facilitate high-speed memory interleaving and allow longer access times. The 80386 is implemented in Intel's CHMOS-III 1.5-micrometer process. Typical instruction mixes indicate an average processing rate of 4.4 clocks per instruction and an overall execution rate of…

The Intel 376 family for embedded processor applications

A detailed examination is made of the register set, addressing modes, instruction set, protection mechanisms, and debugging features of the Intel 80376 processor, especially as they relate to

MIPS-X: a 20-MIPS peak, 32-bit microprocessor with on-chip cache

The authors provide an overview of MIPS-X, focusing on the techniques used to reduce the complexity of the processor and implement the on-chip instruction cache.

Design And Test of the 80386

The 80386 combines two forms of designed-in test functions: built-in self-test and test hooks or functions explicitly designed in to aid testing, which contributed to the design's success.

Outline of Gmicro/200 and Memory Management Mechanism

This paper outlines the 32-bit microprocessor Gmicro/200 and its memory management mechanism on chip, which has a target performance of 6 MIPS and is 2-level paging with dual regions.

Two language levels for system programming

Accelaration mechanisms for computer performance enhancements

A class of compatible cache consistency protocols and their support by the IEEE futurebus

This paper defines a class of compatible consistency protocols supported by the current IEEE Futurebus design, referred to as the MOESI class of protocols, which has the property that any system component can select (dynamically) any action permitted by any protocol in the class, and be assured that consistency is maintained throughout the system.

A survey of memory management