The Improvement of Signal Integrity (SI) according to The Location of Via in The Vicinity of A Slot in The Reference Plane

Abstract

Signal integrity (SI) is affected by the location of via in the vicinity of slot. In multiple planar layer circuitry, when a signal trace changes layer through via, whether there is a slot in the reference plane beneath the signal trace or not has effects on signal integrity (SI). In this paper, the improved efficiency on signal integrity (SI) according to… (More)

Topics

5 Figures and Tables