Corpus ID: 9381986

The Implications of Shared Data Synchronization Techniques on Multi-Core Energy Efficiency

@inproceedings{Gautham2012TheIO,
  title={The Implications of Shared Data Synchronization Techniques on Multi-Core Energy Efficiency},
  author={Ashok Gautham and K. Korgaonkar and Patanjali Slpsk and S. Balachandran and Kamakoti Veezhinathan},
  booktitle={HotPower},
  year={2012}
}
  • Ashok Gautham, K. Korgaonkar, +2 authors Kamakoti Veezhinathan
  • Published in HotPower 2012
  • Computer Science
  • Shared data synchronization is at the heart of the multicore revolution since it is essential for writing concurrent programs. Ideally, a synchronization technique should be able to fully exploit the available cores, leading to improved performance. However, with the growing demand for energy-efficient systems, it also needs to work within the energy and power budget of the system. In this paper, we perform a detailed study of the performance as well as energy efficiency of popular shared-data… CONTINUE READING
    25 Citations
    Adaptive Transactional Memories: Performance and Energy Consumption Tradeoffs
    • 9
    • PDF
    Energy Consumption and Scalability Evaluation for Software Transactional Memory on a Real Computing Environment
    Application configuration selection for energy-efficient execution on multicore systems
    • 9
    • PDF
    Don't race the memory bus: taming the GC leadfoot
    • 6
    • PDF
    Virtues and limitations of commodity hardware transactional memory
    • 65
    • PDF
    Understanding energy behaviors of thread management constructs
    • 64
    • PDF
    A refactoring approach to improve energy consumption of parallel software systems
    • 3
    • PDF
    Impact of GC design on power and performance for Android
    • 11
    • PDF
    Leveraging Transactional Memory for Energy-efficient Computing below Safe Operation Margins
    • 7
    • PDF

    References

    SHOWING 1-10 OF 13 REFERENCES
    Energy reduction in multiprocessor systems using transactional memory
    • Tali Moreshet, R. I. Bahar, M. Herlihy
    • Computer Science, Medicine
    • ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005.
    • 2005
    • 31
    • PDF
    STM versus lock-based systems: An energy consumption perspective
    • 5
    • PDF
    Energy-efficient synchronization through program patterns
    • Y. Liu
    • Computer Science
    • 2012 First International Workshop on Green and Sustainable Software (GREENS)
    • 2012
    • 20
    • PDF
    STAMP: Stanford Transactional Applications for Multi-Processing
    • 958
    • Highly Influential
    • PDF
    Software transactional memory
    • 1,061
    Measuring energy consumption for short code paths using RAPL
    • 186
    • PDF
    A comprehensive strategy for contention management in software transactional memory
    • 149
    • PDF
    Power-Management Architecture of the Intel Microarchitecture Code-Named Sandy Bridge
    • 394
    RAPL: Memory power estimation and capping
    • 417