The Implications of Shared Data Synchronization Techniques on Multi-Core Energy Efficiency
@inproceedings{Gautham2012TheIO, title={The Implications of Shared Data Synchronization Techniques on Multi-Core Energy Efficiency}, author={Ashok Gautham and K. Korgaonkar and Patanjali Slpsk and S. Balachandran and Kamakoti Veezhinathan}, booktitle={HotPower}, year={2012} }
Shared data synchronization is at the heart of the multicore revolution since it is essential for writing concurrent programs. Ideally, a synchronization technique should be able to fully exploit the available cores, leading to improved performance. However, with the growing demand for energy-efficient systems, it also needs to work within the energy and power budget of the system. In this paper, we perform a detailed study of the performance as well as energy efficiency of popular shared-data… CONTINUE READING
Supplemental Presentations
Figures, Tables, and Topics from this paper
25 Citations
Adaptive Transactional Memories: Performance and Energy Consumption Tradeoffs
- Computer Science
- 2014 IEEE 3rd Symposium on Network Cloud Computing and Applications (ncca 2014)
- 2014
- 9
- PDF
Energy Consumption and Scalability Evaluation for Software Transactional Memory on a Real Computing Environment
- Computer Science
- 2015 International Symposium on Computer Architecture and High Performance Computing Workshop (SBAC-PADW)
- 2015
Application configuration selection for energy-efficient execution on multicore systems
- Computer Science
- J. Parallel Distributed Comput.
- 2016
- 9
- PDF
Virtues and limitations of commodity hardware transactional memory
- Computer Science
- 2014 23rd International Conference on Parallel Architecture and Compilation (PACT)
- 2014
- 65
- PDF
Throughput and energy efficiency of lock-free data structures: Execution Models and Analyses
- Computer Science
- 2018
- PDF
References
SHOWING 1-10 OF 13 REFERENCES
Energy reduction in multiprocessor systems using transactional memory
- Computer Science, Medicine
- ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005.
- 2005
- 31
- PDF
STM versus lock-based systems: An energy consumption perspective
- Computer Science
- 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED)
- 2010
- 5
- PDF
Energy-efficient synchronization through program patterns
- Computer Science
- 2012 First International Workshop on Green and Sustainable Software (GREENS)
- 2012
- 20
- PDF
STAMP: Stanford Transactional Applications for Multi-Processing
- Computer Science
- 2008 IEEE International Symposium on Workload Characterization
- 2008
- 958
- Highly Influential
- PDF
A comprehensive strategy for contention management in software transactional memory
- Computer Science
- PPoPP '09
- 2009
- 149
- PDF
Power-Management Architecture of the Intel Microarchitecture Code-Named Sandy Bridge
- Computer Science
- IEEE Micro
- 2012
- 394
RAPL: Memory power estimation and capping
- Computer Science
- 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED)
- 2010
- 417