The Impact of Dynamically Heterogeneous Multicore Processors on Thread Scheduling

@article{Bower2008TheIO,
  title={The Impact of Dynamically Heterogeneous Multicore Processors on Thread Scheduling},
  author={Fred A. Bower and Daniel J. Sorin and Landon P. Cox},
  journal={IEEE Micro},
  year={2008},
  volume={28}
}
Although most current multicore processors are homogeneous, microarchitects are now proposing heterogeneous core implementations, including systems in which heterogeneity is introduced at runtime. This article shows that operating system schedulers must consider dynamic heterogeneity or suffer significant power-efficiency and performance losses. 

Citations

Publications citing this paper.
SHOWING 1-10 OF 55 CITATIONS

A novel thread scheduler design for polymorphic embedded systems

  • 2011 Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES)
  • 2011
VIEW 4 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Network processing performability evaluation on heterogeneous reliability multicore processors using SRN model

  • 2009 IEEE International Symposium on Parallel & Distributed Processing
  • 2009
VIEW 3 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

FILTER CITATIONS BY YEAR

2008
2019

CITATION STATISTICS

  • 3 Highly Influenced Citations

References

Publications referenced by this paper.
SHOWING 1-10 OF 22 REFERENCES

The Impact of Performance Asymmetry in Emerging Multicore Architectures,’

S. Balakrishnan
  • Proc. 32nd Ann. Int’l Symp. Computer Architecture
  • 2005
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler

  • 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007)
  • 2007
VIEW 3 EXCERPTS

Self-calibrating Online Wearout Detection

  • 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007)
  • 2007
VIEW 2 EXCERPTS

An Analysis of Efficient Multicore Global Power Management Policies: Maximizing Performance for a Given Power Budget,’

C. Isci
  • Proc. 39th Ann. IEEE/ACM Int’l Symp. Microarchitecture (Micro
  • 2006

Core architecture optimization for heterogeneous chip multiprocessors

  • 2006 International Conference on Parallel Architectures and Compilation Techniques (PACT)
  • 2006
VIEW 2 EXCERPTS

Exploiting unbalanced thread scheduling for energy and performance on a CMP of SMT processors

  • Proceedings 20th IEEE International Parallel & Distributed Processing Symposium
  • 2006
VIEW 2 EXCERPTS

A mechanism for online diagnosis of hard faults in microprocessors

  • 38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05)
  • 2005
VIEW 1 EXCERPT