The Impact of BTI Variations on Timing in Digital Logic Circuits

@article{Fang2013TheIO,
  title={The Impact of BTI Variations on Timing in Digital Logic Circuits},
  author={Jianxin Fang and S. S. Sapatnekar},
  journal={IEEE Transactions on Device and Materials Reliability},
  year={2013},
  volume={13},
  pages={277-286}
}
A new framework for analyzing the impact of bias temperature instability (BTI) variations on timing in large-scale digital logic circuits is proposed in this paper. This approach incorporates both the reaction-diffusion model and the charge-trapping model for BTI and embeds these into a temporal statistical static timing analysis framework capturing process variations and path correlations. Experimental results on 32-, 22-, and 16-nm technology models, which were verified through Monte Carlo… CONTINUE READING
Highly Cited
This paper has 24 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 18 extracted citations

References

Publications referenced by this paper.
Showing 1-10 of 28 references

Recent advances in understanding the bias temperature instability

  • T. Grasser, B. Kaczer, +8 authors M. Nelhiebel
  • Proc. IEEE Int. Electron. Devices Meeting, Dec…
  • 2010
Highly Influential
4 Excerpts

The statistics of NBTI-induced VT and β mismatch shifts in pMOSFETs

  • S. E. Rauch
  • IEEE Trans. Device Mater. Rel., vol. 2, no. 4, pp…
  • 2002
Highly Influential
3 Excerpts

Similar Papers

Loading similar papers…