The Impact of Aging Effects and Manufacturing Variation on SRAM Soft-Error Rate

  title={The Impact of Aging Effects and Manufacturing Variation on SRAM Soft-Error Rate},
  author={Ethan H. Cannon and A. J. KleinOsowski and Rouwaida Kanj and D.D. Reinhardt and Rajiv V. Joshi},
  journal={IEEE Transactions on Device and Materials Reliability},
This paper describes modeling and hardware results of how the soft-error rate (SER) of a 65-nm silicon-on-insulator SRAM memory cell changes over time, as semiconductor aging effects shift the SRAM cell behavior. This paper also describes how the SER changes in the presence of systematic and random manufacturing variation. 
Impact of process variability on the radiation-induced soft error of nanometer-scale srams in hold and read conditions
Process variation affects the soft-error sensitivity of SRAM cells. A complex dependence on the arrival time of the particle strike relative to the word-line clock is observed.
Experimental characterization of process corners effect on SRAM alpha and neutron Soft Error Rates
This paper shows alpha and neutron experimental Soft Error Rate characterization of a SRAM test vehicle processed with different process corners in order to emulate the variability encountered inExpand
Voltage scaling and aging effects on soft error rate in SRAM-based FPGAs
Experimental results show that aging and voltage scaling can increase in at least two times the susceptibility of SRAM-based FPGAs to Soft Error Rate (SER), which can guide designers to predict soft error effects during the lifetime of devices operating in different power supply mode. Expand
Impact of negative bias temperature instability on the single-event upset threshold of a 65 nm SRAM cell
Pre and post-aging SEU threshold laser energy measurements indicate that the cells sensitivity increases over time, and the consequences in terms of SEU rate prediction are discussed. Expand
Analysing the Impact of Aging and Voltage Scaling under Neutron-induced Soft Error Rate in SRAM-based FPGAs
This work investigates the effects of aging and voltage scaling in neutron-induced bit-flip in SRAM-based Field Programmable Gate Array (FPGA). Experimental results show that aging and voltageExpand
Impact of NBTI Aging on the Single-Event Upset of SRAM Cells
We analyzed the impact of negative bias temperature instability (NBTI) on the single-event upset rate of SRAM cells through experiments and SPICE simulations. We performed critical charge simulationsExpand
A cross-layer analysis of Soft Error, aging and process variation in Near Threshold Computing
A cross-layer reliability analysis in the presence of soft errors, aging and process variation effects in the near threshold voltage domain is presented to quantify the reliability of different SRAM designs and to find a reliability-performance optimal cache organization for an NTC microprocessor. Expand
Impact of Bias Temperature Instability on Soft Error Susceptibility
It is shown that BTI reduces significantly the critical charge of nodes of combinational circuits during their in-field operation, thus increasing the SE susceptibility of the whole IC, enabling the use of adaptive SE hardening approaches, based on the ICs lifetime. Expand
A Design-Oriented Soft Error Rate Variation Model Accounting for Both Die-to-Die and Within-Die Variations in Submicrometer CMOS SRAM Cells
It is demonstrated that two extreme values of this coupling capacitor exist and the circuit designers can utilize these results to design the coupling capacitor to limit the variations under power and performance constraints in early design cycles. Expand
Process Variation Aware Analysis of SRAM SEU Cross Sections Using Data Retention Voltage
This relationship suggests power-supply voltage tuning to deal with chip-to-chip variations in cross sections and also with similar variations caused by total-dose effects and aging effects such as negative bias temperature instability. Expand


The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction
  • R. Baumann
  • Computer Science
  • Digest. International Electron Devices Meeting,
  • 2002
Memory and logic scaling trends are discussed along with a method for determining logic SER, the soft error rate of advanced CMOS devices, which may limit future product reliability. Expand
The impact of intrinsic device fluctuations on CMOS SRAM cell stability
Reductions in CMOS SRAM cell static noise margin (SNM) due to intrinsic threshold voltage fluctuations in uniformly doped minimum-geometry cell MOSFETs are investigated for the first time usingExpand
Impact of process variation on soft error vulnerability for nanometer VLSI circuits
In this paper, the impact of process variation on-soft error vulnerability for nanometer VLSI circuits is studied. Particle strike is modeled in SPICE as a current source connected to the node ofExpand
Sram Operational Voltage Shifts in the Presence of Gate Oxide Defects in 90 NM SOI
The continued scaling of gate oxide thickness in CMOS transistors has made dielectric integrity paramount to system functionality at low voltages. In this paper, the effect of gate oxide breakdown onExpand
Modeling the effect of technology trends on the soft error rate of combinational logic
An end-to-end model is described and validated that enables us to compute the soft error rates (SER) for existing and future microprocessor-style designs and predicts that the SER per chip of logic circuits will increase nine orders of magnitude from 1992 to 2011 and at that point will be comparable to the SERper chip of unprotected memory elements. Expand
SRAM SER in 90, 130 and 180 nm bulk and SOI technologies
We investigate the soft error rate (SER) of bulk and SOI SRAMs at the 90, 130 and 180 nm technology nodes. We use accelerated testing and Monte Carlo modeling to determine SER sensitivity toExpand
A Comparative Study on the Soft-Error Rate of Flip-Flops from 90-nm Production Libraries
This paper presents a study using alpha- and neutron-accelerated tests to characterize soft error rates (SER) of flip-flops that are used in 90-nm CMOS production designs. The investigated flip-flopsExpand
Modeling Single-Event Upsets in 65-nm Silicon-on-Insulator Semiconductor Devices
This paper describes a technique for modeling single-event upsets due to ionizing radiation in a partially depleted silicon-on-insulator (SOI) MOSFET device. Two current pulses are used, oneExpand
Single-Event-Upset Critical Charge Measurements and Modeling of 65 nm Silicon-on-Insulator Latches and Memory Cells
Experimental and modeling results are presented on the critical charge required to upset exploratory 65 nm silicon-on-insulator (SOI) circuits. Using a mono-energetic, collimated, beam of particlesExpand
Critical charge calculations for a bipolar SRAM array
  • L. B. Freeman
  • Materials Science, Computer Science
  • IBM J. Res. Dev.
  • 1996
It is concluded that a range in values of the critical charge of a cell due to normal manufacturing and operating tolerances must be considered when calculating soft-error rates for a chip. Expand