The Effectiveness of TAG or Guard-Gates in SET Suppression Using Delay and Dual-Rail Configurations at 0.35 $\mu$ m

  title={The Effectiveness of TAG or Guard-Gates in SET Suppression Using Delay and Dual-Rail Configurations at 0.35 \$\mu\$ m},
  author={R. L. Shuler and A. R. Balasubramanian and Balaji Narasimham and B. Bhuva and P. M. O ’ Neill and C. Kouba},
  journal={IEEE Transactions on Nuclear Science},
Four different latch designs are evaluated using heavy ion exposure and simulations. The latches were designed using the Transition AND Gate (TAG) in TSMC 0.35 mum technology. TAG based designs were less vulnerable at lower LETs as compared to unhardened designs. However, 1- and 3-TAG design vulnerability increased at a higher rate with increasing LET than the unhardened design. 4-TAG design did not show any upsets until 170 MeV/mg/cm 2. Simulation results are used to explain the behavior of… CONTINUE READING
Highly Cited
This paper has 81 citations. REVIEW CITATIONS
20 Citations
10 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 20 extracted citations

82 Citations

Citations per Year
Semantic Scholar estimates that this publication has 82 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-10 of 10 references

Design technique for mitigation of alpha-particle-induced single-event transients in combinational logic

  • P. Mongkolkachit, B. Bhuva
  • IEEE Trans. Mater. Reliab., Sep. 2003.
  • 2003
2 Excerpts

Method and Apparatus for Reducing the Vulnerability of Latches to SEU

  • R. L. Shuler
  • U.S. Patent 6 492 857, Dec. 2002.
  • 2002
1 Excerpt

Apparatus for and Method of Eliminating Single Event Upsets in Combinational Logic

  • J. W. Gambles, K. J. Haas
  • U.S. Patent 6 326 809 B1, Dec. 2001.
  • 2001
1 Excerpt

Mitigating single event upsets from combinational logic

  • K. J. Hass, J. W. Gambles, B. Walker, M. Zampaglione
  • Proc. 7th NASA Symp. VLSI Design, Alb, NM, Oct…
  • 1998
3 Excerpts

Upset hardened memory design for sub-micron CMOS technology

  • T. Calin., M. Nicolaidis, R. Velazco
  • IEEE Trans. Nucl. Sci., vol. 43, no. 6, pp. 2874…
  • 1996
1 Excerpt

SEU-Immune Latch for Gate Array, Standard Cell, and other ASIC Applications

  • J. G. Dooley
  • US Patent 5 311 070, May 1994.
  • 1994
1 Excerpt

A Theory of Asynchronous Circuits

  • D. E. Muller, W. S. Bartky
  • Proceedings of an International Symposium on the…
  • 1959
1 Excerpt

Similar Papers

Loading similar papers…