The Effect of Compiler Optimizations on High-Level Synthesis for FPGAs

  title={The Effect of Compiler Optimizations on High-Level Synthesis for FPGAs},
  author={Qijing Huang and Ruolong Lian and Andrew Canis and Jongsok Choi and R. Xi and S. Brown and J. Anderson},
  journal={2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines},
We consider the impact of compiler optimizations on the quality of high-level synthesis (HLS)-generated FPGA hardware. [...] Key Method We then present a new HLS-directed approach to compiler optimizations, wherein we execute partial HLS and profiling at intermittent points in the optimization process and use the results to judiciously undo the impact of optimization passes predicted to be damaging to the generated hardware quality. Results show that our approach produces circuits with 16% better speed…Expand
50 Citations
Using Dynamic Signal-Tracing to Debug Compiler-Optimized HLS Circuits on FPGAs
  • Jeffrey B. Goeders, S. Wilton
  • Computer Science
  • 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines
  • 2015
  • 43
Separation Logic for High-Level Synthesis
  • 11
  • PDF
A graph-based iterative compiler pass selection and phase ordering approach
  • 23
An automated flow for the High Level Synthesis of coarse grained parallel applications
  • 6
High-Level Synthesis of Resource-oriented Approximate Designs for FPGAs
  • 2
Power Efficient High-Level Synthesis by Centralized and Fine-Grained Clock Gating
  • 12
High-Level Synthesis Design Space Exploration: Past, Present, and Future
  • 10
High-Level Synthesis of Approximate Designs under Real-Time Constraints
  • 7


Compiler optimization-space exploration
  • 258
  • PDF
Fast and effective orchestration of compiler optimizations for automatic performance tuning
  • 168
  • PDF
High-Level Synthesis for FPGAs: From Prototyping to Deployment
  • 613
  • PDF
Designing Modular Hardware Accelerators in C with ROCCC 2.0
  • 212
  • PDF
Using global code motions to improve the quality of results for high-level synthesis
  • 68
  • PDF
Finding effective compilation sequences
  • 189
  • PDF
An efficient and versatile scheduling algorithm based on SDC formulation
  • J. Cong, Z. Zhang
  • Computer Science
  • 2006 43rd ACM/IEEE Design Automation Conference
  • 2006
  • 132
  • PDF
Milepost GCC: Machine Learning Enabled Self-tuning Compiler
  • 190
  • PDF
LegUp: high-level synthesis for FPGA-based processor/accelerator systems
  • 473
  • PDF