The EDA challenges in the dark silicon era

  title={The EDA challenges in the dark silicon era},
  author={Muhammad Akmal Shafique and Siddharth Garg and J{\"o}rg Henkel and Diana Marculescu},
  journal={2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC)},
Technology scaling has resulted in smaller and faster transistors in successive technology generations. However, transistor power consumption no longer scales commensurately with integration density and, consequently, it is projected that in future technology nodes it will only be possible to simultaneously power on a fraction of cores on a multi-core chip in order to stay within the power budget. The part of the chip that is powered off is referred to as dark silicon and brings new challenges… 

Figures and Tables from this paper

New trends in dark silicon

This paper presents new trends in dark silicon reflecting, among others, the deployment of FinFETs in recent technology nodes and the impact of voltage/frquency scaling, which lead to new

Energy-Efficient and Reliable Computing in Dark Silicon Era

By managing the power while having dark silicon, all the traditional benefits that could be achieved by proceeding in Moore’s law can be also achieved in the dark silicon era, however, with a lower amount.

Dark silicon as a challenge for hardware/software co-design

Several critical challenges remain to be addressed including design, automated synthesis, design space exploration and run-time management of heterogeneous dark silicon processors.

A Survey of System Level Power Management Schemes in the Dark-Silicon Era for Many-Core Architectures

It is found out that, for a significant amount of power to saved and high temperature to be avoided, focus should be on reducing the power consumption of all the on-chip components.

Hayat: Harnessing Dark Silicon and variability for aging deceleration and balancing

Experimental evaluation across a range of chips to account for process variations illustrates that the proposed Hayat system can provide a significant aging/performance improvement and decelerates the chip aging by 6 months - 5 years (depending upon the required lifetime constraint) compared to state-of-the-art techniques.

Hybrid Drowsy SRAM and STT-RAM Buffer Designs for Dark-Silicon-Aware NoC

DimNoC, a dim silicon scheme, is proposed, which leverages recent drowsy SRAM design and spin-transfer torque RAM (STT-RAM) technology to replace pure SRAM-based NoC buffers and enables NoC data retention mechanism, which can improve network performance and power simultaneously.

Analyzing the Dark Silicon Phenomenon in a Many-Core Chip Multi-Processor under Deeply-Scaled Process Technologies

The highest energy efficiencies are achieved by operating in the near-threshold regime, which points to the effectiveness of near-Threshold computing in mitigating the effect of dark silicon phenomenon under deeply-scaled FinFET technologies.

Variability-aware dark silicon management in on-chip many-core systems

This paper proposes a computationally efficient dark silicon management technique that determines the best set of cores to keep dark and the mapping of threads to cores at run-time, while also accounting for the impact of process variations.

Dark Silicon: From Computation to Communication

This paper aims at exposing dark silicon challenges to the NOCS community with an overview of some of the early research efforts that are attempting to shape the design and run-time management of future generation heterogeneous dark silicon processors.

Frontiers of timing

  • Ulf Schlichtmann
  • Computer Science
    2017 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)
  • 2017
In this extended abstract, timing challenges resulting from process variations and aging will be reviewed and techniques to push timing beyond its traditional limit, such as modeling the interdependence of setup time and hold time, are reviewed.



Is dark silicon useful? Harnessing the four horsemen of the coming dark silicon apocalypse

  • M. Taylor
  • Computer Science
    DAC Design Automation Conference 2012
  • 2012
Four key approaches are discussed - the four horsemen - that have emerged as top contenders for thriving in the dark silicon age and each class carries with its virtues deep-seated restrictions that requires a careful understanding of the underlying tradeoffs and benefits.

QSCORES: Trading dark silicon for scalable energy efficiency with quasi-specific cores

While the transistor budget continues to increase exponentially, the power budget has become the dominant limiting factor in processor design and utilizing transistors to design specialized cores that optimize energy-per-computation becomes an effective approach to improve system performance.

Designing for dark silicon: a methodological perspective on energy efficient systems

It is demonstrated that relying on traditional design metrics may lead to sub-optimal design choices with the rise of the dark silicon area, so a new metric is provided to guide a dark silicon aware system design and a stochastic optimization algorithm is proposed fordark silicon aware multicore system design.

Cherry-picking: Exploiting process variations in dark-silicon homogeneous chip multi-processors

A polynomial time algorithm is proposed for optimal core selection, thread mapping and frequency assignment for a large class of multi-threaded applications that exploit the inherent variations in process parameters that exist in scaled technologies to offer increased performance.

Impact of Technology and Voltage Scaling on the Soft Error Susceptibility in Nanoscale CMOS

  • V. ChandraR. Aitken
  • Engineering
    2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems
  • 2008
This work shows that in sub-65 nm technology nodes with aggressive voltage scaling, it is equally critical to solve the soft error problems in logic (latches, flip-flops) as it is in SRAMs.

Reliable on-chip systems in the nano-era: Lessons learnt and future trends

Reliability concerns due to technology scaling have been a major focus of researchers and designers for several technology nodes. Therefore, many new techniques for enhancing and optimizing

Implications of the Power Wall: Dim Cores and Reconfigurable Logic

An analytical model is presented to quantify the performance limits of many-core, heterogeneous systems operating at near-threshold voltage and shows that dim cores do indeed boost throughput, even in the presence of process variations, but significant benefits are achieved only in applications with high parallelism or novel architectures to mitigate variation.

HaDeS: Architectural synthesis for heterogeneous dark silicon chip multi-processors

This paper considers general-purpose multi-threaded applications with a varying degree of parallelism (DOP) that can be set at run-time, and proposes an accurate analytical model to predict the execution time of such applications on heterogeneous CMPs.

Ultralow-Power Design in Near-Threshold Region

This paper explores how design in the moderate inversion region helps to recover some of that lost performance, while staying quite close to the minimum-energy point, and introduces a pass-transistor based logic family that excels in this operational region.

EnergySmart: Toward energy-efficient manycores for Near-Threshold Computing

It is shown that, at NTC, a simple chip with a single Vdd domain can deliver a higher performance per watt than one with multiple Vdd domains.