The Development of Turbo and LDPC Codes for Deep-Space Applications

@article{Andrews2007TheDO,
  title={The Development of Turbo and LDPC Codes for Deep-Space Applications},
  author={Kenneth S. Andrews and Dariush Divsalar and Samuel Dolinar and Jon Hamkins and Christopher R. Jones and Fabrizio Pollara},
  journal={Proceedings of the IEEE},
  year={2007},
  volume={95},
  pages={2142-2156}
}
The development of error-correcting codes has been closely coupled with deep-space exploration since the early days of both. Since the discovery of turbo codes in 1993, the research community has invested a great deal of work on modern iteratively decoded codes, and naturally NASA's Jet Propulsion Laboratory (JPL) has been very much involved. This paper describes the research, design, implementation, and standardization work that has taken place at JPL for both turbo and low-density parity… 
Design and Standardization of Low-Density Parity-Check Codes for Space Applications
TLDR
A summary of the performance and complexity of the LDPC code family and related codes developed by NASA, along with a description of recent FPGA implementations at speeds in excess of 100 Msps and a discussion of the advantages and disadvantages of the proposed candidates.
Fully programmable LDPC decoder hardware architectures
TLDR
Three different approaches are presented for the implementation of fully programmable LDPC decoders which can decode arbitrary LDPC codes using an optimum mapping and scheduling algorithm.
Integrated Performance of Next Generation High Data Rate Receiver and AR4JA LDPC Codec for Space Communications
TLDR
This work interfaces an AR4JA LDPC decoder developed on a field-programmable gate array with a modern high data rate receiver and shows that a combined implementation loss of less than one dB is possible and therefore, most of the coding gain evidence in theory can also be obtained in practice.
Error correcting codes in telecommand and telemetry for European Space Agency missions: An overview and new perspectives
  • F. Chiaraluce
  • Computer Science
    2014 22nd International Conference on Software, Telecommunications and Computer Networks (SoftCOM)
  • 2014
TLDR
This paper provides an overview of the error correcting codes included in the current TC and TM recommendations and discusses the new solutions recently proposed in view of most demanding missions, also able to operate in hostile environments like, for example, in the presence of jamming.
Design of LDPC decoders for improved low error rate performance: quantization and algorithm choices
TLDR
It is shown that conventional sum-product decoder implementations of the (2209, 1978) array-based LDPC code allow low-weight absorbing sets to have a strong effect, and, as a result, elevate the error floor.
An Analog Decoder for Turbo-Structured Low-Density Parity-Check Codes
TLDR
This decoder is the first analog decoder that has ever been implemented in a sub 100-nm technology and it improves the throughput of analog decoders by a factor of 56 and sets a new state-of-the-art in analog decoding.
Implementation of Turbo Encoder and Decoder
TLDR
A turbo encoder with the 1/3,1/4, 1/6 rate and turbo decoder is proposed and it is proposed that these codes provide up to 0.8 dB improvement in Eb/No over the current best codes used by deep space missions.
Low-Density Parity-Check Codes
TLDR
Low-Density Parity-Check (LDPC) codes were re-discovered in 1993, and showed the empirical performance can approach to Shannon limit as well as Turbo codes or even better.
Stochastic decoding of low-density parity-check codes
TLDR
This dissertation proposes stochastic decoding of state-of-the-art LDPC codes and demonstrates it as a competitive approach to practical LDPC decoding algorithms and proposes the novel application of the stochastique approach for joint decoding of LD PC codes and partial-response channels that are considered in practical magnetic recording applications.
FPGA implementation of a flexible decoder for long LDPC codes
TLDR
A flexible decoder architecture which can decode any structured or unstructured LDPC code using the identical hardware and a mapping algorithm which allows adaption of the decoder controller to different LDPC codes without requiring a new synthesis run is introduced.
...
1
2
3
4
5
...

References

SHOWING 1-10 OF 92 REFERENCES
Deep Space Network turbo decoder implementation
  • J. Berner, K. Andrews
  • Computer Science
    2001 IEEE Aerospace Conference Proceedings (Cat. No.01TH8542)
  • 2001
A new decoder is being developed by the Jet Propulsion Laboratory for NASA's Deep Space Network. This unit will decode the new turbo codes, which have recently been approved by the Consultative
Turbo codes for deep-space communications
TLDR
A new simple method for trellis termination is described, the efiect of interleaver choice on the weight distribution of the code is analyzed, and the use of unequal rate component codes is introduced, which yields better performance.
Turbo codes for PCS applications
  • D. Divsalar, F. Pollara
  • Computer Science
    Proceedings IEEE International Conference on Communications ICC '95
  • 1995
TLDR
A new simple method for trellis termination is described, the effect of interleaver choice on the weight distribution of the code, and the use of unequal rate component codes which yields better performance are introduced.
Turbo-Decoder Implementation for the Deep Space Network
TLDR
The design of the prototype turbo decoder for the Deep Space Network (DSN) is described, which uses eight digital signal processors operating together to perform the decoding, frame synchronization, and control and interfacing.
High-performance programmable SISO decoder VLSI implementation for decoding turbo codes
TLDR
A high-performance programmable SISO decoder LSI for decoding turbo codes based on the SW-log-BCJR algorithm that is fully programmable for code types, code polynomials and interleaver patterns and applicable for BPSK, QPSK and 8-PSK with arbitrary signal constellation.
On the performance of turbo codes
  • C. C. Wang
  • Computer Science, Business
    IEEE Military Communications Conference. Proceedings. MILCOM 98 (Cat. No.98CH36201)
  • 1998
The performance of the turbo code is sensitive to its code structure, which is made up of code rate, constraint length, tap connection, block size, interleaving pattern and number of decoding
Enhanced decoding for the Galileo low-gain antenna mission
  • S. Dolinar, M. Belongie
  • Computer Science
    Proceedings of 1994 IEEE International Symposium on Information Theory
  • 1994
TLDR
Two types of decoding enhancements were proposed as feasible due to the low data rate, and the first involves redecoding by the Viterbi decoder, using information fed back from codewords successfully decoded by the RS decoder.
Near optimum error correcting coding and decoding: turbo-codes
TLDR
A new family of convolutional codes, nicknamed turbo-codes, built from a particular concatenation of two recursive systematic codes, linked together by nonuniform interleaving appears to be close to the theoretical limit predicted by Shannon.
Illuminating the structure of code and decoder of parallel concatenated recursive systematic (turbo) codes
  • P. Robertson
  • Computer Science
    1994 IEEE GLOBECOM. Communications: The Global Bridge
  • 1994
TLDR
It is shown that the associated iterative decoder can be formulated in a simpler fashion by passing information from one decoder to the next using log-likelihood ratios as opposed to channel values that need to be normalized for stable decoding.
Enhanced decoding for the Galileo S-band mission
TLDR
A coding system under consideration for the Galileo S-band low-gain antenna mission is a concatenated system using a variable redundancy Reed-Solomon outer code and a (14,1/4) convolutional inner code, which it is predicted could be further improved by approximately 0.2 dB if four stages of Viterbi decoding and four levels of Reed- Solomon redundancy are permitted.
...
1
2
3
4
5
...