The Design of High Performance Asynchronous Pipelines with Quasi Delay Insensitive


VLSI Design looking towards to solve design constructions that arises when using clock pulses. The majority of the constrains can be overcome by using asynchronous logic, additionally synchronous circuits has some inherent advantages over synchronous counterparts. This paper demonstrates the design of efficient asynchronous pipelines for some standard logic… (More)


8 Figures and Tables