The Chess Monster Hydra

  title={The Chess Monster Hydra},
  author={Chrilly Donninger and Ulf Lorenz},
  booktitle={International Conference on Field-Programmable Logic and Applications},
With the help of the FPGA technology, the boarder between hard- and software has vanished. It is now possible to develop complex designs and fine grained parallel applications without the long-lasting chip design cycles. Additionally, it has become easier to write coarse grained parallel applications with the help of message passing libraries like MPI. The chess program Hydra is a high level hardware-software co-design application which profits from both worlds. We describe the design… 

The GOmputer: Accelerating GO with FPGAs

This paper presents the GOmputer project, which aims at accelerating GO through aggressively parallelized game tree search combined with FPGA-based position evaluation, and briefly discusses the algorithmic approach for playing GO.


The applied method introduces a new class of simple and efficient algorithm of the parallelization, using standard single processor units connected via local 100 Mb or 1 Gbit networks, which significantly increases performance in test suites and practical play.

A Twofold Distributed Game-Tree Search Approach Using Interconnected Clusters

A contrasting idea is introduced: A parallelized chess program running on a cluster forms a base component and a second parallel approach on top several clusters can be used to achieve a further speedup of the game-tree search.

Hydra: Report and technical overview

This paper presents a review on the chess program Hydra, on a technical level as well as from a social perspective, which clearly crossed the 3000 Elo mark, ahead of all other machines and human players.

Reconfigurable computing platforms and target system architectures for automatic HW/SW compilation

An execution model orchestrating the fine-grained interaction of a conventional general purpose processor (GPP) and a high-speed reconfigurable hardware accelerator (HA) is presented, the latter having full direct access to memory.

Parallel Monte-Carlo Tree Search for HPC Systems

A novel approach is presented for the parallelization of MCTS which allows for an equally distributed spreading of both the work and memory load among all compute nodes within a distributed memory HPC system.

Parameter-Free Tree Style Pipeline in Asynchronous Parallel Game-Tree Search

This work presents a new method for constructing an appropriate master tree that provides more important moves with more workers on their sub-trees to improve the playing strength and introduces two advantages: being parameter free in that users do not need to tune parameters through trial and error, and efficiency suitable even for short-time matches.

Innovative Opening-Book Handling

This work introduces a heuristic which explores the database during a game and presents best practice, because without that, the computer repeats failures of weaker players.

Reuse of Past Games for Move Generation in Computer Go

Results show that the CBR-based approach to the new computer Go playing system is a significant improvement over the initial prototype, and in the opening game it allows the program to quickly locate the most strategically interesting areas of the board.

A System-Design Outline of the Distributed-Shogi-System Akara 2010

  • K. HokiTomoyuki Kaneko Takeshi Ito
  • Computer Science
    2013 14th ACIS International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Computing
  • 2013
Akara 2010 is described, the distributed shogi system that has defeated a professional shogi player in a public game for the first time in history and enhances the performance of the entire system by means of distributed computing.



Chess 4.5-The Northwestern University chess program

This chapter will describe the structure of the CHESS 4.5 program, focusing on the practical considerations that motivated the implementation of its various features.

Studying overheads in massively parallel MIN/MAX-tree evaluation

A combination of local, medium range, and global load distribution strategies that does not only show a good behavior in terms of work load, but also has a positive influence on the search overhead, especially using interconnection networks with logarithmic diameter.

BELLE: chess hardware

The computer chess program BELLE is currently the World Computer Chess Champion and the North American Computer Chess Champions and the special-purpose hardware that gives it its advantage: speed.

An Analysis of Alpha-Beta Pruning


IBM's Deep Blue Chess grandmaster chips

The design philosophy, general architecture, and performance of the chess chips, which provided most of Deep Blue's computational power, are described.

Belle chess hardware Advances in Computer Chess

  • Belle chess hardware Advances in Computer Chess
  • 1982

Belle chess hardware. Advances in Computer Chess III, M.R.B

  • 1982

Computers, Chess, and Cognition, chapter 5 Deep Thought

  • Computers, Chess, and Cognition, chapter 5 Deep Thought
  • 1990

Computers, Chess, and Cognition, chapter 5 Deep Thought, pages 55–78

  • 1990