The Balance multiprocessor system

@article{Thakkar1988TheBM,
  title={The Balance multiprocessor system},
  author={Shreekant S. Thakkar and Paul Gifford and Gary N. Fielland},
  journal={IEEE Micro},
  year={1988},
  volume={8},
  pages={57-69}
}
A description is given of the architecture, operating system, and performance of Balance, a shared-memory, tightly coupled multiprocessor system. Balance can contain two to thirty 32-bit microprocessors with an aggregate performance of up to 21 million instructions per second (MIPS). Each processor has a private cache as well as a small local memory to hold frequently used kernel routines. The system features a high-bandwidth pipelined bus, up to 28 Mbytes of main memory, a diagnostic and… 

Figures and Tables from this paper

RST cache memory design for a highly coupled multiprocessor system
TLDR
The implementation of a coherence protocol and the cache-memory architecture for a Clipper-based multiprocessor prototype is described, called reduced state transitions (RST), which is a modification of the Dragon protocol.
A process cache memory for tightly coupled multiprocessor systems
  • C. Prete
  • Computer Science
    ACM Southeast Regional Conference
  • 1992
TLDR
A new coherence protocol is designed which works to reduce the number of shared copies by identifying the copies unused by the running process and destroying them when they are involved in shared-bus transactions.
A global-memory message-passing multiprocessor
  • E. Johnson
  • Computer Science
    Microprocess. Microsystems
  • 1991
Emulation of a Virtual Shared Memory Architecture
TLDR
An emulator for the DDM which has been implemented on a transputer-based multiprocessor and a link-based coherence protocol which is central in maintaining coherence of data are presented.
A survey of commercial parallel processors
TLDR
This paper compares eight commercial parallel processors along several dimensions from the standpoint of interconnection structures, memory configurations, and interprocessor communication.
Capability based, tightly coupled multiprocessor hardware to support a persistent global virtual memory
  • R. Pose
  • Computer Science
    [1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume II: Software Track
  • 1989
TLDR
The concept of an intermediate address space is introduced and its applicability to the implementation of a persistent, global virtual-memory architecture in a multiprocessor environment is demonstrated.
A Cache Technique for Synchronization Variables in Highly Parallel, Shared Memory Systems by
TLDR
The technique of ‘‘polling the cache’’ is proposed, which provides support for basic synchronization operations and is generally applicable to all parallel algorithms that utilize polling.
Hybrid memory management for parallel execution of prolog on shared memory multiprocessors
TLDR
This dissertation investigates the problem of memory management for a globally shared space in a parallel execution environment of Prolog and proposes a hybrid heap-stack (called ELPS) which is dynamically allocated for more efficient space sharing and interference-free parallel execution.
...
1
2
3
4
5
...

References

SHOWING 1-6 OF 6 REFERENCES
VLSI assist for a multiprocessor
TLDR
A set of requirements for building an efficient shared multiprocessor system are discussed, including: low-level mutual exclusion, interrupt distribution, inter-processor signaling, process dispatching, caching, and system configuration.
Virtual Memory Management in the VAX/VMS Operating System
TLDR
Memory management policies and decisions made in the design and implementation of the first release of the VAX/VMS operating system in 1978 reflected the concerns of the developers, and this article examines those concerns and the mechanisms selected to deal with them.
Cache Memories
design issues. Specific aspects of cache memories tha t are investigated include: the cache fetch algorithm (demand versus prefetch), the placement and replacement algorithms, line size,
Dhrystone: a synthetic systems programming benchmark
TLDR
Pascal and C versions of the benchmark are discussed, which executes 100 Ada statements that are balanced in terms of the distribution of statement types, data types, and data locality.
32-bit Computer System Shares Load Equally Among up to Processors,
  • Electronic Design,
  • 1984
Cache Boosts Multiprocessor Performance,
  • Computer Design,
  • 1984