Testing embedded-core based system chips

  title={Testing embedded-core based system chips},
  author={Yervant Zorian and Erik Jan Marinissen and Sujit Dey},
Advances in semiconductor process and design technology enable the design of complex system chips. Traditional IC design, in which every circuit is designed from scratch and reuse is limited to standard-cell libraries, is more and more replaced by a design style based on embedding large reusable modules, the so-called cores. This core-based design poses a series of new challenges, especially in the domains of manufacturing test and design validation and debug. This paper provides an overview of… CONTINUE READING
Highly Cited
This paper has 51 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.


Publications citing this paper.
Showing 1-10 of 30 extracted citations

Re-optimization Algorithm for Wrapper Scan Chains Balance Based on Twice-Assigned Method Using Dynamic Adjustment and Mean Value

2015 Fifth International Conference on Instrumentation and Measurement, Computer, Communication and Control (IMCCC) • 2015

Optimal stacking of SOCs in a 3D-SIC for post-bond testing

2013 IEEE International 3D Systems Integration Conference (3DIC) • 2013

A Multi-Code Compression Technique for Reducing System-On-Chip Test Time

2006 International Symposium on VLSI Design, Automation and Test • 2006
View 1 Excerpt

Power-Constrained Test Scheduling for Multi-Clock Domain SoCs

Proceedings of the Design Automation & Test in Europe Conference • 2006

52 Citations

Citations per Year
Semantic Scholar estimates that this publication has 52 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-10 of 30 references

Core Provider’s Test Experience. http://grouper.ieee.org/groups/1500/pastmeetings.html#dac98

Bruce Mathewson
Presentation at IEEE P1500 Working Group Meeting, • 1998
View 4 Excerpts
Highly Influenced

Modular logic built-in self-test for IP cores

View 13 Excerpts
Highly Influenced

A 2-Step Strategy tackles System-on-a-Chip Test

Dwayne Burek Yervant Zorian, R. Chandramouli
In Digest of Papers of IEEE International Workshop on Testing Embedded Core-Based Systems , • 1997
View 13 Excerpts
Highly Influenced

A Structured Test Re-Use Methodology for Systems on Silicon

Prab Varma, Sandeep Bhatia
In Digest of Papers of IEEE International Workshop on Testing Embedded Core-Based Systems , • 1997
View 4 Excerpts
Highly Influenced

Similar Papers

Loading similar papers…