Testing 3D chips containing through-silicon vias

@article{Marinissen2009Testing3C,
  title={Testing 3D chips containing through-silicon vias},
  author={Erik Jan Marinissen and Yervant Zorian},
  journal={2009 International Test Conference},
  year={2009},
  pages={1-11}
}
Today's miniaturization and performance requirements result in the usage of high-density integration and packaging technologies, such as 3D Stacked ICs (3D-SICs) based on Through-Silicon Vias (TSVs). Due to their advanced manufacturing processes and physical access limitations, the complexity and cost associated with testing this type of 3D-SICs are considered major challenges. This Embedded Tutorial provides an overview of the manufacturing steps of TSV-based 3D chips and their associated test… CONTINUE READING
Highly Influential
This paper has highly influenced a number of papers. REVIEW HIGHLY INFLUENTIAL CITATIONS
Highly Cited
This paper has 302 citations. REVIEW CITATIONS

13 Figures & Tables

Topics

Statistics

0204060201020112012201320142015201620172018
Citations per Year

303 Citations

Semantic Scholar estimates that this publication has 303 citations based on the available data.

See our FAQ for additional information.