Test set compaction algorithms for combinational circuits

@article{Hamzaoglu1998TestSC,
  title={Test set compaction algorithms for combinational circuits},
  author={Ilker Hamzaoglu and J. H. Patel},
  journal={1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287)},
  year={1998},
  pages={283-289}
}
This paper presents two new algorithms, Redundant Vector Elimination (RVE) and Essential Fault Reduction (EFR), for generating compact test sets for combinational circuits under the single stuck at fault model, and a new heuristic for estimating the minimum single stuck at fault test set size. These algorithms together with the dynamic compaction algorithm are incorporated into an advanced ATPG system for combinational circuits, called MinTest. MinTest found better lower bounds and generated… CONTINUE READING

From This Paper

Topics from this paper.

Citations

Publications citing this paper.
Showing 1-10 of 20 extracted citations

References

Publications referenced by this paper.
Showing 1-6 of 6 references

Sarfert, ”SOCRATES: A highly efficient automatic test pattern generation system

  • M. H. Schulz, E. Trischler, M T.
  • IEEE Trans. on Computer-Aided Design,
  • 1988
Highly Influential
5 Excerpts

On the Role of Independent Fault Sets in the Generation of Minimal Test Sets

  • S. B. Akers, C. Joseph, B. Krishnamurthy
  • in Proc. of the Int. Test Conf.,
  • 1987
Highly Influential
4 Excerpts

Similar Papers

Loading similar papers…