Test-cubes Compaction for Digital Circuits

Abstract

The generation of minimal sets for faults detection in digital circuits, is an important problem in the industry. Unfortunately, the problem has been demonstrated to be NP-hard. In this report we present six heuristics capable to reduce a given sets of test-cubes to a minimal set of test-cases, with an average compression of about the 95%. The methods that… (More)

6 Figures and Tables

Topics

  • Presentations referencing similar topics