Test Data Compression for System-on-a-Chip Using Golomb Codes

  title={Test Data Compression for System-on-a-Chip Using Golomb Codes},
  author={Anshuman Chandra and Krishnendu Chakrabarty},
1 This research was supported in part by the National Science Foundation under grant no. CCR-9875324, by a contract from Delphi Delco Electronics Systems, and by an equipment gran t f om Sun Microsystems. ABSTRACT We present a new test data compression method and decompression architecture based on Golomb codes. The proposed method is especially suitable for encoding precomputed test sets for embedded cores in a system-on-achip (SOC). The major advantages of Golomb include very high compression… CONTINUE READING
Highly Influential
This paper has highly influenced 12 other papers. REVIEW HIGHLY INFLUENTIAL CITATIONS
Highly Cited
This paper has 148 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 85 extracted citations

A Software-Based Method for Test Vector Compression in Testing System-on-a-Chip

2006 IEEE Instrumentation and Measurement Technology Conference Proceedings • 2006
View 4 Excerpts
Highly Influenced

Non-intrusive test compression for SOC using embedded FPGA core

19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings. • 2004
View 6 Excerpts
Highly Influenced

148 Citations

Citations per Year
Semantic Scholar estimates that this publication has 148 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-10 of 17 references

Test set compaction algorithms for combinational circuits

1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287) • 1998
View 4 Excerpts
Highly Influenced

SIS: A system for seq u ntial circuit synthesis

E. M. Sentovich
Technical report UCB/ERL M92/41, • 1992
View 4 Excerpts
Highly Influenced

Logic BIST for large industr ial designs

G. Hetheringten, T. Fryars, +3 authors J. Rajski
Proc. International Test Conference, • 1999
View 1 Excerpt

Design of built-in test generator circuits using width compression

IEEE Trans. on CAD of Integrated Circuits and Systems • 1998
View 1 Excerpt

Similar Papers

Loading similar papers…