Technology Mapping of Sequential Circuits for LUT-Based FPGAs for Performance

In this paper, we study the technology mapping problem for sequential circuits for LUT-based FPGAs. The conventional approach for this problem is based on a technology mapping algorithm for combinational circuits while assuming the positions of the ipops are xed. We propose a new approach in which FFs can be arbitrarily repositioned by retiming. We present… (More)