Techniques for Sub-threshold Leakage Reduction in Low Power CMOS Circuit Designs

  title={Techniques for Sub-threshold Leakage Reduction in Low Power CMOS Circuit Designs},
  author={Amrita Oza and Poonam Kadam},
  journal={International Journal of Computer Applications},
  • Amrita Oza, Poonam Kadam
  • Published 18 July 2014
  • Engineering, Computer Science
  • International Journal of Computer Applications
Power dissipation is a key consideration in the design of nano-scale CMOS VLSI circuits. Various techniques have been proposed for reduction of leakage in CMOS transistors. As the technology is emerging power dissipation due to leakage current has become a major contributor of total power consumption in the integrated devices. For high performance and device reliability, reduction of power consumption is highly desirable. Thus the importance of low power circuits has increased currently. The… 

Figures from this paper

Analysis On Power Gating Circuits Based Low Power VLSI Circuits (BCD Adder)
Currently, energy consumption in the digital circuit is a key design parameter for emerging mobile products. The principal cause of the power dissipation during idle mode is leakage currents, which
Design and Analysis of Low Power Level Shifter in IC Applications
Low power design, leakage power, power dissipation, delay, level Shifter circuit is analyzed which is efficient for converting low-voltage digital input signal into high- voltage digital output signal.
Stacked Keeper with Body Bias Approach to Reduce Leakage Power for 2-Byte CAM Using 180NM CMOS Technology
A Stacked Keeper Body Bias (SKBB) is one of the technique applied to the conditional circuitry of the memory block that shows that it is dissipating 50% less power than the conventional CAM Design.
Look up Table Based Low Power Analog Circuit Testing
An operational amplifier, which is the basic building block in the analog circuit, is designed and is taken for testing purpose and fault coverage is identified after fault modeling, fault injection and fault simulation.
A High Speed and Low Power 8 Bit x 8 Bit Multiplier Design using Novel Two Transistor ( 2 T ) XOR Gates
The paper proposes a novel design of two transistor (2T) XOR gate and its application to design an 8 bit x 8 bit multiplier. The design explores the essence of suitably biasing the MOS transistor and


Analysis of sub threshold leakage reduction techniques in deep sub micron regime for CMOS VLSI circuits
  • R. Anjana, Ajay Kumar Somkuwar
  • Engineering
    2013 International Conference on Emerging Trends in VLSI, Embedded System, Nano Electronics and Telecommunication System (ICEVENT)
  • 2013
Leakage power dissipation has become major portion of total power consumption in the integrated device and is expected to grow exponentially in the next decade as per International Technology Roadmap
Minimization of Leakage Current in VLSI Design
To meet the ever-increasing demand of high performance systems, more and more functions are integrated into single chip by scaling down the size of device. Leakage current is becoming an increasingly
Standby Leakage Power Reduction Technique for Nanoscale CMOS VLSI Systems
The proposed approach demonstrates that the optimal body bias reduces a considerable amount of standby leakage power dissipation in nanoscale CMOS integrated circuits.
LCPMOS : An Area Efficient Leakage Power Reduction In CMOS Circuits
Article history: Received Accepted Available online 18 Oct. 2014 03 Nov. 2014 05 Nov. 2014 In deep submicron technologies, leakage power becomes a key for a low power design due to its ever
Reduction of Power Dissipation in Logic Circuits
A new design method for various logical circuits design, which is low power, compared to general Static CMOS logic, in which both NMOS transistor and PMOS transistors in various logic circuits is split into two transistors.
Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits
Channel engineering techniques including retrograde well and halo doping are explained as means to manage short-channel effects for continuous scaling of CMOS devices and different circuit techniques to reduce the leakage power consumption are explored.
Optimal Body Biasing for Minimum Leakage Power in Standby Mode
A new power minimizing method by optimizing supply voltage control and minimizing leakage in active and standby modes, respectively is described.
Leakage control with efficient use of transistor stacks in single threshold CMOS
The proposed technique identifies a low-leakage state and insert leakage-control transistors only where needed and supports a standard-cell-design flow, and minimizes performance impact.
Standby and Active Leakage Current Control and Minimization in CMOS VLSI Circuits
Circuit optimization and design automation techniques are introduced to bring leakage under control in CMOS circuits and present techniques for active leakage control.
somukwar “Analysis of Sub threshold Leakage Reduction Techniques in Deep Sub Micron Regime for CMOS VLSI Circuits,
  • Emerging Trends in VLSI, Embedded System, Nano Electronics and Telecommunication System (ICEVENT),
  • 2013