Task Scheduling for Reliable Cache Architectures of Multiprocessor Systems

@article{Sugihara2007TaskSF,
  title={Task Scheduling for Reliable Cache Architectures of Multiprocessor Systems},
  author={Makoto Sugihara and Tohru Ishihara and Kazuaki Murakami},
  journal={2007 Design, Automation & Test in Europe Conference & Exhibition},
  year={2007},
  pages={1-6}
}
This paper presents a task scheduling method for reliable cache architectures (RCAs) of multiprocessor systems. The RCAs dynamically switch their operation modes for reducing the usage of vulnerable SRAMs under real-time constraints. A mixed integer programming model has been built for minimizing vulnerability under real-time constraints. Experimental results have shown that our task scheduling method achieved 47.7--99.9% less vulnerability than a conventional approach. 

From This Paper

Figures, tables, and topics from this paper.

Citations

Publications citing this paper.
Showing 1-9 of 9 extracted citations

A Survey of Techniques for Modeling and Improving Reliability of Computing Systems

IEEE Transactions on Parallel and Distributed Systems • 2016
View 4 Excerpts
Highly Influenced

Dynamic Control Flow Checking Technique for Reliable Microprocessors

2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools • 2010
View 1 Excerpt

Heterogeneous Multiprocessor Synthesis under Performance and Reliability Constraints

2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools • 2009
View 1 Excerpt

SEU Vulnerability of Multiprocessor Systems and Task Scheduling for Heterogeneous Multiprocessor Systems

9th International Symposium on Quality Electronic Design (isqed 2008) • 2008
View 1 Excerpt

Similar Papers

Loading similar papers…