Task Rearrangement on Partially Reconfigurable FPGAs with Restricted Buffer

@inproceedings{ElGindy2000TaskRO,
  title={Task Rearrangement on Partially Reconfigurable FPGAs with Restricted Buffer},
  author={Hossam A. ElGindy and Martin Middendorf and Hartmut Schmeck and Bernd Schmidt},
  booktitle={FPL},
  year={2000}
}
Partially reconfigurable FPGAs can be shared among multiple independent tasks. When partial reconfiguration is possible at runtime the FPGA controller can decide on-line were to place new tasks on the FPGA. Since on-line allocation suffers from fragmentation, tasks can end up waiting despite there being sufficient, albeit noncontiguous resources available to service them. Rearranging a subset of the tasks executing on the FPGA often allows the next pending task to be processed sooner. In this… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-9 OF 9 CITATIONS

Increasing FPGA resilience against soft errors using task duplication

  • Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005.
  • 2005
VIEW 2 EXCERPTS
CITES BACKGROUND

Reliability-conscious process scheduling under performance constraints in FPGA-based embedded systems

  • 19th IEEE International Parallel and Distributed Processing Symposium
  • 2005
VIEW 1 EXCERPT
CITES BACKGROUND

Configuration-sensitive process scheduling for FPGA-based computing platforms

  • Proceedings Design, Automation and Test in Europe Conference and Exhibition
  • 2004

Dynamic Reconfiguration

  • Series in Computer Science
  • 2003
VIEW 1 EXCERPT
CITES METHODS