TRANSPOSED FORM OF FOLDED FIR FILTER
@inproceedings{Subramanian2017TRANSPOSEDFO, title={TRANSPOSED FORM OF FOLDED FIR FILTER}, author={K. Subramanian and D. Prema and S. Muthukrishnan}, year={2017} }
The designing method of folded finite-impulse response (FIR) filter on pipelined array based multiplier arrays is presented in this paper. The design is considered at the bit-level of the pipelined multiplier array and internal delays are fully exploited in order to reduce power consumption and hardware complexity, transposed FIR filter forms is considered. The proposed schemes are compared as to the aspect of hardware complexity with a straightforward implementation of a folded FIR filter… CONTINUE READING
Figures from this paper
Figures
References
SHOWING 1-10 OF 20 REFERENCES
Reconfigurable Filter Coprocessor Architecture for DSP Applications
- Computer Science
- J. VLSI Signal Process.
- 2000
- 9
Low-power signal processing system design for wireless applications
- Computer Science
- IEEE Wirel. Commun.
- 1998
- 35
- PDF
A Two's Complement Parallel Array Multiplication Algorithm
- Mathematics, Computer Science
- IEEE Transactions on Computers
- 1973
- 660
Calculation of minimum number of registers in arbitrary life time chart
- Computer Science
- Proceedings of 7th International Conference on VLSI Design
- 1994
- 22
DSP design tool requirements for embedded systems: A telecommunications industrial perspective
- Computer Science
- J. VLSI Signal Process.
- 1995
- 111
Image and video coding-emerging standards and beyond
- Computer Science
- IEEE Trans. Circuits Syst. Video Technol.
- 1998
- 85
- PDF