• Corpus ID: 13591372

THREE DIMENSIONAL DCT/IDCT ARCHITECTURE

@inproceedings{Aggoun2013THREEDD,
  title={THREE DIMENSIONAL DCT/IDCT ARCHITECTURE},
  author={Amar Aggoun},
  year={2013}
}
  • A. Aggoun
  • Published 2013
  • Engineering, Computer Science
In this paper, the design and development of a new fully parallel architecture for the computation of the threedimensional discrete cosine transform (3D DCT) is presented. It can be used for the computation of either the forward or the inverse 3D DCT and is suitable for real-time processing of 2D or multi-view video codecs. The computation of the 3D DCT is carried out using the row-column-frame (RCF) approach, where a 2D DCT is computed first followed by a final 1D DCT. The proposed 3D DCT… 
No Paper Link Available
2 Citations
Highly Influential Citations
1
Background Citations
1
Methods Citations
1
Results Citations
1

Figures and Tables from this paper

2 Citations

Computer A Novel Three-Dimensional DCT Architecture

TLDR
A systolic mess architecture for the implementation of three-dimensional discrete cosine transform (3-D DCT) provides high throughput of computation due to fully pipelined processing and massive parallelism employed.

International Journal of Innovative Technology and Exploring Engineering (IJITEE)

TLDR
This 8x8x8 3D-DCT/IDCT processor based on CORDIC architecture for high data rate of image processing and video coding with reduced hardware and reduced hardware has been presented.

References

SHOWING 1-10 OF 27 REFERENCES

A 3D DCT architecture for compression of integral 3D images

  • I. JallohA. AggounM. McCormick
  • Computer Science
    2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528)
  • 2000
TLDR
The focus of this paper is in the design of the matrix transpose required prior to the computation of the final 1D DCT which corresponds to the third dimension, which uses 3N multiplier-accumulators and N+1 (N/spl times/N)-words memory transpose.

Two-dimensional DCT/IDCT architecture

TLDR
A fully parallel architecture for the computation of a two-dimensional (2-D) discrete cosine transform (DCT), based on row-column decomposition, which possesses features of regularity and modularity, and is thus well suited for VLSI implementation.

Fast algorithm for the 3D DCT

  • Hamoud O. AlshibamiS. Boussakta
  • Computer Science
    2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221)
  • 2001
TLDR
The 3D decimation-in-frequency vector-radix algorithm (3D DIF VR), for the 3D DCT-II, is developed and its arithmetic complexity is analysed and compared to similar algorithms.

A parallel 3D DCT architecture for the compression of integral 3D images

  • A. AggounI. Jalloh
  • Computer Science, Engineering
    ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483)
  • 2001
TLDR
A new VLSI architecture for the computation of the three-dimensional discrete cosine transform (3D DCT) for compression of integral 3D images is proposed, which has a better area-time performance than previously reported 3D D CT architectures.

Low-power VLSI architectures for 3D discrete cosine transform (DCT)

TLDR
The VLSI design space is exploited at different levels of abstraction to devise a family of 3D-DCT/IDCT macrocells that support the real-time processing of main video formats with different trade-offs between circuit complexity and power consumption.

A high throughput 2-dimensional DCT/IDCT architecture for real-time image and video system

TLDR
This paper presents a high throughput 8/spl times/8 2D DCT/IDCT architecture which is well suited for the application in real time image or video system and possesses no matrix transposition and is suitable for VLSI implementation.

Implementation of 3D-DCT based video encoder/decoder system

TLDR
This paper focuses on the hardware implementation of the video encoder/decoder system design, where a complete design of the quantizer and VLC in the encoder side, as well as design of dequantizers and VLD in the decoder side is implemented.

3D-DCT Chip Design for 3D Multi-view Video Compression

TLDR
This paper describes the implementation of three dimensional (3D) data decreasing strategy and adopts TSMC 0.18 um process to achieve the chip and performs 3D-DCT chip design for 3D multi-view video compression.

Video compression using the three dimensional discrete cosine transform (3D-DCT)

  • M. ServaisG. de Jager
  • Computer Science, Engineering
    Proceedings of the 1997 South African Symposium on Communications and Signal Processing. COMSIG '97
  • 1997
TLDR
This paper describes the implementation of a software based compression scheme which involves the computation of a three dimensional DCT of successive groups of eight frames with components of both spatial and temporal frequencies.

An adaptive 3-D discrete cosine transform coder for medical image compression

TLDR
A new three-dimensional (3-D) discrete cosine transform (DCT) coder for medical images is presented and it is found that the proposed method achieves better qualities of decoded images.