Corpus ID: 17526031

THE SYNTHESIS OF SEQUENTIAL SWITCHING CIRCUITS

@inproceedings{DTHESO,
  title={THE SYNTHESIS OF SEQUENTIAL SWITCHING CIRCUITS},
  author={D.}
}
An orderly procedure is developed by which the requirements of a sequential switching circuit (one with memory) can be reduced to the requirements of several combinational switching circuits (those without memory). Important in this procedure are: 1. the flow table: a tabular means by which the requirements of a sequential switching circuit may be stated precisely and by which redundancy in these requirements may be recognized and eliminated, and 2. the transition index: a new variable which… Expand
A State Assignment Approach to Asynchronous CMOS Circuit Design
Present a new algorithm for state assignment in asynchronous circuits so that for each circuit state transition, only one (secondary) state variable switches. No intermediate unstable states areExpand
Modular Design of Asynchronous Circuits Defined by Graphs
  • R. David
  • Computer Science
  • IEEE Transactions on Computers
  • 1977
TLDR
This paper presents the principle of the CUSA and the synthesis method using flow tables, an original method which enables one to reduce the number of cells and useful connections and is adapted to a synthesis from a flow graph. Expand
Synthesis of Multiple-Input Change Asynchronous Machines Using Controlled Excitation and Flip-Flops
TLDR
A synthesis method for multiple-input change asynchronous sequential machines based on the self-synchronization principle with edge-sensitive flip-flops which are triggered selectively results in considerable saving in logic and more flexible design. Expand
A theory of high-speed clocked logic
TLDR
This paper presents and analyzes the use of the assumed clock pulses to synchronize the logic, and presents the nature of the CPP, a device based strongly on McNaughton's RBF element3, and the proof that a network of these devices does produce acceptably synchronous clock pulses. Expand
Using Programmable Controllers for Sequential Systems with Random Inputs
A new method is presented for programming programmable controllers for random-input systems, in which the various input signals do not appear in any predefined order. The method is somewhat relatedExpand
The Design and Use of Hazard-Free Switching Networks
TLDR
It is shown here that it is always possible to synthesize a combinational switching network which behaves ideally even though its individual components do not, and the technique proposed here does not involve the use of a new switching algebra. Expand
Asynchronous logic design with subcells with an application for space
  • D. F. Cox
  • Computer Science
  • ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357)
  • 1999
TLDR
A method is given that allows asynchronous designs to be done simply, using a radiation tolerant RS flip-flop as the basic feedback storage element in the asynchronous state variable definition. Expand
Switching Theory for Logic Synthesis
TLDR
Switching Theory for Logic Synthesis introduces and explains various topics that make up the subject of logic synthesis: multi-valued input two-valued output function, logic design for PLDs/FPGAs, EXOR-based design, and complexity theories of logic networks. Expand
An introduction to asynchronous circuit design
TLDR
The attempt is to provide an introduction to the basic concepts which provide the foundation for today's design techniques and to summarize the current practice of the asynchronous circuit design discipline. Expand
Introduction to Asynchronous Circuit Design
TLDR
The term “function block” is used to denote a combinational circuit whose input and output ports are handshake-channels or links, and it is the handshaking between the registers that control the flow of tokens, whereas the combinational circuits must be fully transparent to this handshaky. Expand
...
1
2
3
4
5
...

References

SHOWING 1-4 OF 4 REFERENCES
If the circuit is in condition "3," the total relay state is (010; 0100000)
  • If the circuit is in condition "3," the total relay state is (010; 0100000)
If the input state is now changed to "000," then the total relay state immediately changes to (000; 0100000)
  • If the input state is now changed to "000," then the total relay state immediately changes to (000; 0100000)
The next, and final, total relay state is to be (000; 0000001)
  • The next, and final, total relay state is to be (000; 0000001)
We wish the state in (2) above to be followed by the state (000; 0100001)
  • We wish the state in (2) above to be followed by the state (000; 0100001)