Systolic and Super-Systolic Multipliers for Finite Field $GF(2^{m})$ Based on Irreducible Trinomials

@article{Meher2008SystolicAS,
  title={Systolic and Super-Systolic Multipliers for Finite Field \$GF(2^\{m\})\$ Based on Irreducible Trinomials},
  author={Pramod Kumar Meher},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  year={2008},
  volume={55},
  pages={1031-1040}
}
Novel systolic and super-systolic architectures are presented for polynomial basis multiplication over GF(2m) based on irreducible trinomials. By suitable cut-set retiming, we have derived here an efficient bit-level-pipelined bit-parallel systolic design for binary field multiplication which requires fewer gates and registers and involves nearly half the time-complexity of the corresponding existing design. We have also suggested a digit-level-pipelined design, which involves lower latency… CONTINUE READING
Highly Cited
This paper has 50 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 37 extracted citations

51 Citations

051015'09'11'13'15'17
Citations per Year
Semantic Scholar estimates that this publication has 51 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-10 of 30 references

FPGA implementation of an efficient multiplier over finite fields GF (2m)

  • M. A. Garca-Martnez, R. Posada-Gmez, G. Morales-Luna, F. Rodrguez-Henrquez
  • 2005 International Conference on Reconfigurable…
  • 2005

Similar Papers

Loading similar papers…